CMOS RF low noise amplifier with high ESD immunity. by Tang, Siu Kei. & Chinese University of Hong Kong Graduate School. Division of Electronic Engineering.
CMOS RF Low Noise Amplifier with 
High ESD Immunity 
T A N G S I U K E I 
A THESIS SUBMITTED IN PARTIAL FULFILLMENT 
OF THE REQUIREMENTS FOR THE DEGREE OF 
MASTER OF PHILOSOPHY 
IN 
ELECTRONIC ENGINEERING 
© T H E CHINESE UNIVERSITY OF HONG KONG 
AUGUST 2 0 0 4 
The Chinese University of Hong Kong holds the copyright of this thesis. Any 
person(s) intending to use a part or whole of the materials in the thesis in a 




I would like to express my gratitude to some persons who have helped me 
throughout my research study. First, I am indebted to my supervisor, Professor C. F. 
Chan, for his guidance and valuable advice in my undergraduate and master 
programs in the Chinese University of Hong Kong. 
I would also like to express my appreciation to Sin Hang Cheng Tony and Wang 
Chi Cheng for sharing with me their design experience and techniques. I wish to 
thank the laboratory technicians, Wing Yee Yeung and Kwok Kin Tse, for their 
technical support on circuit design tools and measurement equipment. Special 
thanks are given to Kelvin Cheung and Jessica Leung in Solomon Systech Limited, 
who have helped me to complete the ESD testing. 
I also want to thank my best friend, Chi Wai Chow, for his support and tolerance. 
Finally, I am grateful to my family and Siu Wa Lee for their love and 
encouragement. Siu Wa Lee has given her great confidence to me and lets me 
recognize myself in both working and living. 
ii 
Abstract of thesis entitled: 
CMOS RF Low Noise Amplifier with High ESD Immunity 
submitted by TANG SIU KEI 
for the degree of Master of Philosophy 
in Electronic Engineering 
at The Chinese University of Hong Kong 
in June 2004 
In this thesis, a new Electro-Static Discharge (ESD) protection method, which is 
called Common-Gate Input Stage Method (CGISM), is introduced for CMOS RF 
Low Noise Amplifier (LNA). It utilizes a common-gate amplifier as an input stage 
to reduce the possibility of the gate oxide breakdown. The major reason for this 
improvement is that the RF input is connected to the source of the transistor, instead 
to the gate in CGISM. As a result, it increases ESD immunity of the new LNA by 
preventing the ESD current from discharging through the thin gate oxide. In 
addition, the proposed method does not degrade of the LNA performance. 
To verify the feasibility of the proposed CGISM circuit to protect CMOS RF 
LNA, a 1.8 GHz ESD-protected LNA with CGISM and a traditional common-source 
LNA have been fabricated using an AMS 0.35-|im CMOS technology. In the 
Human Body Model (HBM) ESD test, the proposed ESD-protected LNA is proved to 
be capable of surviving positive ESD pulse up to 1.5 kV and negative ESD pulse 
down to -3.5 kV. In contrast, the common-source LNA can only survive ESD pulse 
from -200 V to 200 V. These measurement results show the functionality of 
CGISM. It can substantially improve the ESD immunity of LNA. 
Regarding the LNA performance, the measurement results show that the 
proposed LNA demonstrates a typical performance at 1.5 V low supply voltage. 
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The power gain, noise figure, input-referred 1-dB compression point and input 
third-order intercept point (HPS) are approximately 13.7 dB, 5.3 dB, -16.6 dBm and 
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Chavter 1 Introduction 
Chapter 1 
Introduction 
1.1 Overview of Electrostatic Discharge 
Electro-Static Discharge (ESD) is a rapid, spontaneous transfer of electrostatic 
charge induced by a high electrostatic field. Usually, the charge flows through a 
spark between two bodies at different electrostatic potentials as they approach to 
each other. When a charged object with a very high voltage touches a material of a 
low voltage, the ESD event occurs. In this situation, the electrostatic field built up 
across the material is very substantial. Thus, there is a sudden increase in current 
through the material. Even if the material is non-conductive, the hazardous ESD 
can lead to the insulator breakdown. Consequently, the insulator is destroyed. 
1.1.1 ClassiHcation of Electrostatic Discharge Models 
In the investigation of the ESD events, it is found that they can be classified into 
three groups of models [1], depending on the characteristics of the current pulses 
discharged. The three categories are: 1) Human Body Model, 2) Machine Model 
and 3) Charged-Device Model. 
1) The Human Body Model (HBM) represents a charged human body, which 
discharges accumulated static charge through a device to ground. It is defined by 
the ESD association standard ANSI/ESD STM5.1 [2]. Figure 1.1 shows the 
1 
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schematic of HBM and the waveform of the ESD current pulse generated from the 
pre-charged capacitor, which discharges to device under test (DUT). Actually, 
HBM is a simple RC first-order circuit, so its current pulse is an approximate curve 
of exponential decay. The important parameters that are used to characterize the 
HBM ESD pulse are its peak current Ip and rise time tr，which are 1.33 A and 10 
ns, respectively when the capacitor is pre-charged to 2 kV. 
T / A 
1500 Q � 
- r - 100 pF P U T 
10% ……j I ^ 
"•i k- 100 ns t / ns 
(a) (b) 
Figure 1.1: (a) The schematic of HBM and (b) the pulse waveform at X 
The HBM ESD event is the most common scenario that is always considered in 
integrated circuit design. In practice, there are well-defined procedures for guiding 
the HBM ESD test, so that the maximum ESD level that the circuits can survive can 
be measured. 
2) The Machine Model (MM) represents a charged machine body, which 
discharges accumulated static charge through a device to ground. It is defined by 
the ESD association standard ANSI/ESD STM5.2 [3]. Since this model is composed 
of a resistor, inductor and a pre-charged capacitor, the ESD pulse generated by it is 
an underdamped oscillatory waveform. Figure 1.2 depicts the schematic and the 
waveform of the ESD current pulse produced from the MM ESD event. 
2 
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8.5 Q 0.5 nH I / A “ 
f V W V ^ ^ x IP _ •八 
丁 2 0 0 p F D U T \ ^ 
I T _ 
� I ± ^ 
0 100 ns t / n s 
(a) (b) 
Figure 1.2: (a) The schematic of MM and (b) the pulse waveform at X 
Typically, the peak current Ip and the rise time tr of the MM ESD pulse are 
3.7 - 7 A and 15 - 30 ns, respectively when the capacitor is pre-charged to 400 V. 
3) The Charged-Device Model (CDM) represents a device self-charging and then 
self-discharges directly to ground. It is defined by the ESD association standard 
ANSI/ESD STM5.3.1 [4]. The modeling circuit and the corresponding ESD pulse 
produced from the CDM ESD event are shown in Figure 1.3. 
T / A A 
< 1 0 Q <10 nH � 
IP 卜 - 六 
. 0 5 ns t / n s 
(a) (b) 
Figure 1.3: (a) The schematic of CDM and (b) the pulse waveform at X 
Usually, the self-charging of an electronic device is due to field induction. In 
the case when DUT is charged to 1 kV by induced, the peak current Ip and the rise 
time tr of the resultant CDM ESD pulse are 10 A and 1 ns, respectively. This 
pulse is impulsive and disastrous that it is the hardest to protect against. 
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1.2 Electrostatic Discharge in CMOS RF Circuits 
Traditional RF integrated circuit is dominated by GaAs and bipolar technologies. 
Due to the high speed and low noise properties, these technologies are widely used to 
implement RF front-end in wireless communication systems [5, 6]. As CMOS 
technology scales down to submicron process, it becomes possible to implement 
giga-hertz CMOS integrated circuits. It leads to an attractive solution of integrating 
a complete low cost receiver using CMOS [7, 8]. 
Unfortunately, the continuous down scaling in CMOS transistor makes the gate 
oxide layer becoming very thin. The thin oxide layer can be damaged easily by a 
high electrostatic field. Theoretically, the breakdown voltage of gate oxide layer 
(Si02) is 76 mV/A. Therefore, the supply voltage should be reduced in order to 
avoid the gate oxide breakdown of the transistor. For example, TSMC 0.18-^m 
CMOS can only operate with a supply voltage of 1.5 V. 
ESD damage is a serious concern in the semiconductor industry. It can 
degrade or destroy the electrical characteristics of a semiconductor device. In 
CMOS integrated circuit, ESD is a common source that causes the gate oxide 
breakdown. Usually, when human being touches the transistor gate terminal, the 
HBM ESD pulse discharged can lead to the gate oxide breakdown, which can 
damage the circuit forever. 
In recent years, ESD protection has been a popular research topic in CMOS RF 
integrated circuits [9，10，11]. The objective is to provide a reliable single chip 
receiver solution for wireless communications. Figure 1.4 depicts an integrated RF 
CMOS front-end. 
4 
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^ ^ Oscillator 
Figure 1.4: An RF front-end for wireless communications 
To consider ESD protection of the whole RF integrated front-end, dual-diode circuits 
can be employed for taking care of all its DC and low frequency input and output 
terminals. A conventional dual-diode protection circuit is shown in Figure 1.5. 
This is a reliable ESD protection circuit for CMOS digital and mixed-signal circuits 
[12]. It is capable of removing the incoming ESD pulses, so that the integrated 
circuit can be protected. 
V d d O  
Signal I ” I CMOS 
pin ‘“―‘ circuit 
D2 A “ “ 
GND O 1  
Figure 1.5: Dual-diode circuitry used in CMOS digital and mixed-signal circuits 
However, the dual-diode ESD protection circuit is not suitable for RF applications, 
because of the large parasitic capacitances generated from the bulky protection 
diodes. At radio frequency, the shunt capacitances become a low impedance path 
that will short the RF input signal to ground. Consequently, the power gain and the 
noise figure of the LNA will be degraded [13, 14]. An ideal ESD protection circuit 
should be transparent to RF signal. Hence, most of the published CMOS RF 
receivers are operated without an ESD protection circuits. The yield and long-term 
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reliability of unprotected CMOS RF circuits are extremely low that prohibits single 
chip CMOS receiver from entering the commercial market. 
1.3 Research Goal and Contribution 
This research project is aimed to improve the ESD protection of CMOS RF 
LNA. The new design should not cause any degradation to LNA performance. It 
should operate at low supply voltage. Furthermore, it should be integrated in 
standard commercial CMOS process. 
In this thesis, a new ESD protection method, called Common-Gate Input Stage 
Method (CGISM), is presented. This method uses a common-gate amplifier as an 
input stage for a LNA, so as to reduce the possibility of the gate oxide breakdown. 
In addition, the method does not degrade the performance of the new LNA. To 
demonstrate the feasibility of CGISM, a CGISM LNA is fabricated with a standard 
0.35-^m CMOS technology. From the measurement results (Chapter 8)，it shows 
that CGISM can improve the ESD immunity of the new LNA. Moreover, the new 
LNA can provide comparable performance as standard LNAs [15], even at low 
supply voltage of 1.5 V. 
1.4 Thesis Outline 
This thesis is divided into nine chapters. Chapter 2 defines the performance 
parameters of an RF amplifier. Chapter 3 reviews some ESD protection 
methodologies for LNA. The proposed CGISM will also be introduced. In 
Chapter 4’ the theory and techniques used for the LNA design is explained. Chapter 
5 derives the noise factor equations for LNA under two different noise analysis 
methods. The details of the proposed LNA design are described in Chapter 6. 
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Then, the considerations of the layout design are discussed in Chapter 7. The 
measurement results of two fabricated LNA circuits are reported in Chapter 8. 
Finally, Chapter 9 concludes this thesis and provides the recommendations for future 
work, 
7 
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Chapter 2 
Performance Parameters of Amplifier 
In performance analysis of RF amplifiers, hardware functionality is described by a 
specification. The parameters included in the specification give a variety of 
information such as amplifier gain, noise, linearity, etc. According to these 
performance parameters, designers can justify whether the amplifier meets the 
application requirements or not [15, 16]. In this chapter, we will introduce some 
standard RF amplifier parameters. 
2.1 Amplifier Gain 
I —— 
ZQ Amplifier 
+ Input Output 
V ^ Matching � "I Matching L 
Network …/ …2 Network 5 
厂•？ 厂W 厂OW 厂L 
Figure 2.1: A microwave amplifier block diagram 
Amplifier Gain refers to the ratio of the output power to the input power of an 
amplifier. It is one of the most important performance parameters for a microwave 
amplifier. In wireless communication, incoming signal to a receiver front-end is 
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always too weak to be processed. Therefore, amplifier is employed to increase the 
signal power level. 
Figure 2.1 shows a typical microwave amplifier design diagram. In the design 
of an amplifier, there are three types of amplifier gains, including Transducer power 
gain G t, Operating power gain Gp and Available power gain GA. Their 
corresponding definitions are listed as follows [17]: 
^ Power delivered to the load Gj = 
Power available from the source 
. 2 2 2 (2.1) 
_ 7-I尸J 2 = � ,7 - 1 厂 
^ - ^IN ^ S I s\ OUT^S 
G — Power delivered to the load _ 1 ^ 2 1 _ 厂 
尸 Power input to the network |7-5"22厂乙2 (2.2) 
G _ Power available from the network _ 7 -厂 $ 2 $ 2 1 
^ Power available from the source 1 - S r ^ � _ � 2 ( 2 . 3 ) 
� �S •‘ ^ OUT 
Different definitions apply to the design of different amplifiers. For example, 
Equation (2.1) is used for high gain amplifier design. Equation (2.2) is used for 
power amplifier (PA) design. It is because the input of PA is assumed to be 
perfectly matched. In contrast, the output matching is assumed to be perfect in Ga 
definition, which is usually applied to LNA design. Nevertheless, all three gain 
variables will be identical for their maximum values, i.e. 
^T,max = Gp厚=G 一 = Gmax (2.4) 
2.2 Noise Factor 
Noise Factor (NF) is a measure of the degradation in signal-to-noise ratio that 
an amplifier introduces. Noise figure is defined as noise factor in dB. To express 
9 
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quantitatively this performance parameter, the following equation is defined. 
V Nf = _ t SNR = A , . (2.5) 
Output SNR S咖/ /^ou. 
where Sin and Sout are the input and output signal power, respectively 
Nin and Nout are the input and output noise power, respectively 
Hence, NF = � � 
Sout 乂.„ 
二 Nq. 
GN.^  (2.6) 
where G is the gain of the amplifier. 
From the equation derived above, another definition of noise factor is obtained, 
which is: 
N f — Total output noise power (2 7) 
Output noise power due to input source 
The total output noise power is composed of the output noise power due to input 
source and circuit noise of the amplifier [18]. In transistor amplifier, the major 
contributions of the circuit noise are the active components such as transistor and 
diode. The passive components that contain a certain amount of parasitic resistance 
can also generate thermal noise. 
Standard mobile communication requires a minimum value of noise factor for a 
receiver front-end, so as to provide a reasonable signal-to-noise ratio at the output. 
As most of the receiver front-ends use a cascaded architecture, Friis formula can be 
applied to calculate the overall noise factor. This formula is given by 
10 
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‘ G 丨 GjG^ G 丨 G2G3 (2.8) 
where F, and G, are the noise factor and the power gain of i-th stage, respectively. 
LNA is often placed in front of other RF modules in a receiver circuit. Thus, it 
requires high gain and low noise factor to keep the overall NF to a relatively low 
level. 
2.3 Linearity 
Linearity is an important issue in RF amplifier. Circuit designer will like the 
RF amplifier to be a linear system, i.e. y ( t ) = Gain • x { t ) . However, most RF 
transistor amplifiers are non-linear [19]. It means that when two sinusoidal signals 
are injected into the amplifier, the output signal not only contains these two 
fundamental frequencies, but also generates many additional harmonics and 
high-order frequency terms the output spectrum (see Figure 2.2). 
t t 
• I � 




丰 丰 • 
丰 • 本 • 
> ^ h i V t V t k i < 
• • • 
L L ^ U J ^ 
(0,-0), 个⑴,�1 \ I 2(0, 3(o,个 ^ioj, (O 
2C0j-C02 20)^-CD, (U,+ £Oj 2(0,+(0^ Ica^+co^ 
Figure 2.2: Non-linear effect of RF amplifier 
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In order to model the non-linear system mathematically, the following power 
series will be used. 
y{t) = c, x{t)+c, x'{t)+c, x'{t) (2.9) 
where andc3 are constants with q and c^  are opposite in sign. By using 
this formula, the following derivation can help us to understand the non-linear 
phenomenon. Suppose a two-tone input signal is jc(r) = A cos co!t+ B cos co^t，then 
;Y(0 = Cj (A COS C0jt+ B cos ) + CJ (A cos C0jt+ B cos C02t Y 
+ Cj (A cos cOjt-\- B cos 0L>2t y 
=Cj (a COS (Ojt + B cos 0)2^) + C2 (A^  cos) cojt + 2 AB cos cojt cos co?玄 
+ B^ cos^ CO2塞)+ c^ (A^ cos^ cOjt + 3A^B cos^ co!t cos ⑴？玄 
+ 3 AB^ cos cOjt cos)①？玄 + B^ cos^ co�玄) 
cJa' + B') ( ^ 3c,A' 3c,AB'] 
~ ^ + + + ~ j c o s Q j ^ t 
f „ 3c, 3c, A'B ^ + c,B+~^~~ + ^ cos (D, t 
I 4 2 ) ‘ 
+ C2 AB[cOs(c0j + C02 )t+cos(c02-c0j ) t 
+ —^ COSZCOj t+———COS 2 CO. t /01m 
2 2 (2.10) 
3c, A^B , V 3c, AB^ , � + c0s[2c0j-c02 + ———cos[2co2-cOj )t 
3c, A^B . � 3c, AB' > � 
+ ~ COS[2C0j + C02 )t + ‘―——C0S[2c02 + C0j )t 
� � + ———cos 3cOj t + ———cos 3 CO. t 
4 4 
Based on Equation (2.10)，the output contains many high frequency harmonics, 
which included a DC term, fundamental, second and third-order intermodulation (M) 
products of the input signals. Using Equation (2.10)，the two linearity parameters, 
1-dB compression point and third-order intercept point are derived as follows [20]. 
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2.3.1 1-dB Compression Point 
When an input signal with low drive level is applied to a non-linear amplifier, 
its output power is directly proportional to its input power. However, as the power 
increases beyond a significant level, the contact gain relationship cannot keep linear 
and gain compression occurs. Eventually, the output power becomes saturated. 
The point at where the small-signal gain of the amplifier reduces from the expected 
linear gain by 1 dB is called 1-dB Compression Point. Figure 2.3 indicates the 
location of the 1-dB compression point in the graph of input-output power. 
Pout(dBm) “ / 
/ 
P ^  
out, IdB \ \  
Z i l-dB compression 
/ I point 
Fundamental / i 
——i——^ 
PirUdB (dBm) 
Figure 2.3: Determination of 1-dB compression point 
From the mathematical point of view, when an input signal x(r) = Acosc^t is 
injected into an amplifier, by modifying Equation (2.10)，the output signal becomes 
= coscOot+ ^ ^C052C0ot+ ^^C053cOqI (2.11) 2 [ 4 J 2 4 
We can observe from Equation (2.11) that the gain of the fundamental frequency is 
ScjA^/4 ), instead of a constant. At small input amplitude A, 3 c � 4 is 
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small compared to Cj and can be neglected. So, the input-output power 
relationship remains linear. However, when A is large, /4 becomes 
significant. Since q and c^  are opposite in sign, the gain decreases with A. 
The gain compression effect will become more series if the value of A becomes very 
larger. Finally, the gain will be equal to zero and the amplifier is said to reach the 
saturation region. Therefore, 1-dB compression point is a critical value used to 
characterize the power handling capabilities of an amplifier. 
2.3.2 Third-Order Intercept Point 
Another standard parameter employed to assess the linearity of an amplifier is 
Third-Order Intercept Point (IPS). When a two-tone signal, with the same power 
levels at slightly different frequencies ( � ” w �)， i s applied to an amplifier, 
intermodulation distortion (MD) appears at the output spectrum as shown in Figure 
2.2. For the output frequency components that are far away from the fundamental 
frequencies, they can be removed by filtering. Unfortunately, there are two output 
IM products (2⑴厂⑴2) and {ico^-co^) caused by the third-order nonlinearities of 
the amplifier. They appear closely to the expected output frequencies and it is 
difficult to suppress them by simple filtering technique. 
Equation (2.12) describes the content of the output signal when the 
two-tone signal A( COS COJ t + COS co^t) is applied to the amplifier. 
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+ [COS(COJ + ) C0s{(02 - CO j)t\ 
J (2.12) 
+ (cos2cOj t+ cos2(02 0+~^~[cos{2co�a;�)f + cos{2co�-co丨、t 
+ [cos{2C0j+(02)t+ cos{2C02 + C0i)t]+^^{cos3COj t+ COS3(02 0 
Similar to the single-tone input, gain compression occurs and the small-signal gains 
of the fundamental frequencies are equal to {cj+9cj A^ j4 ). So, the output 
powers are approximately proportional to the corresponding input powers at small 
amplitude A. For the third-order IM products, the output amplitudes are / 4 . 
This means that the output powers are the cube of the input powers. Therefore, if 
the fundamental and the third-order IM product are plotted on the input power verse 
output power graph in log scale, the slope of the third-order IM product will be three 





Fundamental ^ j Third-order 
/ i intercept point 
I 
Third-order | 
IM product I 
— Pin(—) 
Figure 2.4: Determination of third-order intercept point 
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From Figure 2.4，IPS is the point where the linear extension of the Third-order IM 
product curve intersects the linear extension of the Fundamental curve. 
IP3 indicates how well an amplifier performs in the presence of strong nearby 
interference, because the gain of the fundamental component is dependent of 
interferer's amplitude. Also, the IMD performance determines the extent to which 
the generated interference corrupts the adjacent channels. • 
In a multistage amplifier, the total IIP3 power P�p加,can be calculated by the 
following formula: 
+ = 丄 + + 巫 + ... (2.13) 
Pup 3’tot ^HP 3,1 Pup 3,2 PiiP3’3 
where P 卿 and G, are the IIP3 power and the power gain of i-th stage, respectively. 
It implies that the linearity of a multistage amplifier is limited by the number of 
stages and their corresponding power gains. 
2.4 Return Loss 
Return Loss (RL) is a measure of the ratio of signal power transmitted into a 
system to the power reflected. This parameter indicates the amount of impedance 
mismatch between the source and the system. In fact, any variation in impedance 
from the source results in some returned power. Therefore, large RL means that 
there is less energy reflected and the impedance mismatch is less. 
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Z - Z 
r , = ——^ = Reflection Coefficient (2.15) 
7 + 7 ‘ 
When Z^ is equal to Z。，厂八 will be zero and RL becomes infinity. In this 
condition, the system is said to perfectly match the source. As a result, all the 
power transfers to the system and there is no power reflection. 
Figure 2.5 demonstrates how the matching network helps to improve RL. 
• ~  
+ ZQ Matching 
JL Network r*-
Vin ^^^ (lossless) 
^A 厂s 
Figure 2.5: Impedance transformation by matching network 
Since the impedance Z^ is connected to a lossless matching network, its reflection 
coefficient is transformed from to F^ which is expressed as: 
r —厂 L -厂 s * 
� - l^FJ^s (2.16) 
On the other hand, the matching network transforms the source impedance to Zg 
with the reflection coefficient of F^. By tuning the matching network in such a 
way that F^ is equal to 厂广，|厂」will be zero and RL seen from the source 
impedance becomes infinity. This technique is called conjugate matching. 
In microwave amplifier design, the matching networks are usually constructed 
at both input and output terminals for impedance transformation (see Figure 2.1). 
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Thus, there are two parameters for measuring how well the matching networks 
transform both input and output impedances to Z �, they are: 
Input RL{dB) = -20logjo 厂厂厂 $ (2.17) 
I-FINF S 
and 
Output RL{dB) = -20log,o 厂 ： - 厂 ; ; ( 2 . 1 8 ) 7 - 7 OUT 1 L 
respectively. The minimum acceptable value is 15 dB. In some applications, a 
passive filter is required to precede a LNA, so it is necessary for the LNA to present 
a high RL at the input terminal, because the filter transfer characteristic is very 
sensitive to the mismatch of the termination impedance. 
2.5 Power Consumption 
During the operation of an RF circuit, a current ( t ) is drawn from the 
battery of Vdd and there is some power dissipated. The amount of power 
consumed is calculated by: 
‘ 尸 卯 /av (2.19) 
where ‘ 
‘ 難 (2.20) 
In an RF amplifier circuit, i^^(t) is composed of AC and DC signals, i.e. 
L i O ' ^ L i O ' ^ L ' From Equation (2.20), will be equal to /论 and Equation 
(2.19) is simplified as: 
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Pav = ^DD he (2.21) 
Most of the current portable mobile communication devices have the feature of 
long battery lifetime. In circuit design aspect, power consumption becomes a 
challenge issue. To attain this feature, designer can [21]: 
1. use low Vdd to reduce the low power consumption and battery size; • 
2. design the circuit with low /论. 
However, these methods will affect the performance of an amplifier, such as lower 
power gain, higher noise figure, poorer linearity and so on. There is always a 
trade-off between power consumption and performance. 
2.6 HBM ESD Withstand Voltage 
In the design of an ESD-protected LNA, HBM ESD Withstand Voltage is a 
well-known parameter to indicate the ESD protection capability. According to ESD 
Association standard test method for HBM component level [2], HBM ESD 
withstand voltage is defined as the maximum ESD level that does not cause 
component failure. The component can be a resistor, diode, transistor, integrated 
circuit or hybrid. When component failure occurs, the component under test does 
not meet one or more specified data sheet parameters, including: 
• static parameters - input leakage current, input breakdown voltage, output drive 
current and supply current; 
• dynamic parameters - full functionality, output rise and fall times under a 
specified load condition and dynamic current drawn. 
In this condition, the component is said to be permanently destroyed and never 
functions again. 
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HBM ESD withstand voltage is measured in term of a pair of experimental data, 
one comes form the positive ESD voltage stress, another comes form the testing for 
negative ESD voltage stress. Based on the HBM ESD withstand voltage, ESD 
sensitive components are classified, regardless of polarity. Table 2.1 shows the 
HBM ESD sensitive (ESDS) component classification levels under ESD Association 
standard. 
Class Voltage Range (V) 
0 <250 
lA 250 to <500 
IB 500 to <1000 
IC 1000 to <2000 
2 2000 to <4000 
3 A 4000 to <8000 
3B >8000 
Table 2.1: HBM ESDS component classification 
In IC industry, most manufacturers specify the highest HBM ESD voltage level 
that a device can withstand. Use another word, the device must undergo testing 
with the HBM discharge waveform under the ESD Association standard 
requirements. 
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Chapter 3 
ESD Protection Methodology for Low 
Noise Amplifier 
ESD protection circuit is required to protect the input gate oxide of CMOS integrated 
circuits. In this chapter, two well-known ESD protection methods realized in the 
LNA are reviewed. They are dual-diode circuitry and shunt-inductor method. At 
the beginning, their working principles and major limitations associated with each 
method are discussed. After that, we will present a new ESD protection method for 
LNA that uses a common-gate amplifier as an input stage. The basic concept of this 
novel ESD protecting mechanism will be introduced at the end of this chapter. 
Ideally，ESD protection circuitry designed for CMOS RF LNA should have the 
following features: 
1. It should provide an effective path for removing all ESD current without 
damaging the core circuit; 
2. It should be long-lasting and not be destroyed during a normal ESD protection 
process; 
3. It should be transparent to RF signal and does not affect the LNA performance. 
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3.1 Dual-Diode Circuitry 
Dual-diode circuitry is the most common ESD protection circuit that is used in 
CMOS digital and mixed-signal circuits [12]. As CMOS technology scales down to 
submicron process, the implementation of CMOS RF integrated circuits becomes 
possible. The dual-diode circuitry is adopted to CMOS RF LNA for ESD 
protection [10]. 
3.1.1 Working Principle 
V d d O — I 
J _ Ld 串 Cout 
Biasing (i | _ o 
Network ^ 一 _ RFout 
, 丁 ~ ~ I 1 " p C d 
RFin Lg Cg 
O ~ ^ ^ I I 1 Ml 去 
D2 丰 Ui 
Figure 3.1: LNA with dual-diode ESD protection circuitry 
The dual-diode circuitry consists of two diodes (D1 and D2) connected in 
reverse bias. One of them is connected from RF input of LNA to the power supply 
Vrfrf，another is connected from ground to the RF input, as illustrated in Figure 3.1. 
Since these diodes are reversely biased under normal operation, they behave like an 
open circuit that will not affect the performance of the LNA. However, when a 
hazardous static voltage is applied to the input terminal, one of the two diodes will 
turn on and short the input to ground. Thus, the CMOS circuits are protected from 
the ESD current. The detailed operation of the protection circuit is described in the 
following section. 
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When there is a positive ESD pulse at the RF input port, the potential of RF^ ^ 
increases. As the voltage across D1 reaches its threshold V；"，it will turn on as 
illustrated in Figure 3.2(a). As a result, the gate potential is clamped to a safe level. 
In contrast, when there is a negative ESD pulse at the RF input port, the potential of 
RF�n decreases. In this case, D2 turns on as the voltage across D2 reaches its 
threshold V；*. The ESD current passes through D2 in the direction as illustrated in 
Figure 3.2(b). Similarly, the gate potential is also clamped to a safe level. 
Vdd p 
D I A , 
A RFm U 
Q ^ I ,M1 
+ve ESD _ _ 
pulse D2 平 | L S 
(a) 
Vdd O 
- v e E S D D l S I 
pulse I 




Figure 3.2: ESD current flow in dual-diode circuitry in the case of (a) positive 
ESD pulse; (b) negative ESD pulse 
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In both cases, the gate potential is clamped to either V^ ^ or -V�h to 
protect the gate oxide of Ml from breakdown. In particular, the ESD protection 
capability of the dual-diode circuitry is related to the sizes of the two diodes. The 
amount of ESD current that can be bypassed to ground is proportional to the diode 
size. That is why most of the ESD protection diodes occupy thousands of square 
micron of area. 
3.1.2 Drawbacks 
Although the dual-diode protection circuit works well with low frequency 
CMOS circuits, we are facing the following problems when it is applied to RF 
CMOS: 
1. The clamping diodes are the bulky devices in CMOS process. They generate 
large shunt parasitic capacitances at the LNA input port. At radio frequency, 
the shunt capacitances become a low impedance path that will short the input 
RF signal to ground. Consequently, the power gain and the noise figure of the 
LNA will be degraded [13’ 14]. Even though numerous researches have 
proposed modified circuitries to reduce the degradation, however, none of these 
methods have been proved feasible [22, 23]. 
2. In standard protection circuit, there is a series resistor of few hundred ohms 
between-the dual-diode circuit and the LNA input. This resistor provides 
additional time delay to the ESD pulse, which serves as a secondary protection 
circuit. However, this small resistor will cause performance degradation to the 
RF circuit. Therefore, it must be omitted that will reduce the protection 
efficiency of the dual-diode circuit. 
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3.2 Shunt-Inductor Method 
Shunt-inductor method is a modified ESD protection technique [11]. Figure 
3.3 demonstrates a CMOS LNA using this protection method. Basically, this 
method uses the shunt inductor L五仍 at the RF input to provide a low impedance 
path to the high frequency ESD current. At the same time, it can tune out all the 
parasitic capacitance C^ that comes from the input bonding pad and normal ESD 
protection network. As a result, the LNA performance is improved. Practically, 
Lesd should be realized by the on-chip inductor so as to provide a stand-alone chip 
protection. 
V d d O  
" i l Ld 申 Cout • 
Network ‘ ‘ O 
^ 一 丰 Cd 吗ut 
RFin Lg Cbias 
c v - ^ ^ I H 1 去 
^ j r i 
Figure 3.3: LNA with shunt inductor as ESD protection 
3.2.1 Working Principle 
This method makes use of the natural property of ESD current pulse to design 
an inductor-based protection circuitry. Under normal condition, the frequency of 
most ESD pulses is much lower than the RF input signal. Thus, L挪 acts as a low 
pass filter and provides a low impedance path at the ESD frequency. In contrast, 
since the blocking capacitor is selected under the consideration of RF signal 
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frequency, its value is usually in the order of 0.1 pF. Hence, it behaves as a high 
pass filter and impedes the ESD current from entering the transistor Ml. The 
incoming ESD current is forced to pass through 乙五切 to ground, instead of passing 
through C— . Consequently, the entire ESD current is removed by L腳 and Ml 
is protected. 
J V - Cbias ‘ 
+ve ESD O ^ Ml 
pulse RFin J I ^ 
(a) 
-ve ESD I 
pulse n I 
广 ^ �b i a s p 
Y O f V I —— Ml 
RFm J h 
(b) 
Figure 3.4: ESD current flow in shunt-inductor circuitry in the case of (a) 
positive ESD pulse; (b) negative ESD pulse 
Figure 3.4(aJ and (b) illustrates the protecting mechanism of the shunt-inductor 
method for positive and negative ESD pulses, respectively. 
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3.2.2 Drawbacks 
General speaking, shunt-inductor method has the following problems: 
1. The on-chip inductor realized in CMOS integrated circuit is a low-Q passive 
component. This inevitably leads to some power loss and performance 
degradation. 
2. Since the shunt inductor connects directly to ground, any DC biasing voltage at 
the input terminal will be shorted to ground. To prevent this problem, blocking 
capacitors should be added at both sides that makes the input matching network 
bulky and introduces high power loss. 
3. The ESD protection capability of this method is dependent on the metal width 
of the shunt inductor L份� .W i d e r metal track can handle higher ESD current 
and improves the ESD withstand voltage. However, the inductance of L五记 
is pre-defined by the matching network, thus, the designers have very little 
control to the width of the metal tracks. 
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3,3 Common-Gate Input Stage Method 
In this project, a new ESD protection method has been developed which is 
called Common-Gate Input Stage Method (CGISM). This proposed method 
eliminates all the drawbacks listed in the preceding methods. Besides, there is no 
any additional ESD protection circuitry required. It is because the circuit used to 
implement CGISM is a single-stage LNA. Figure 3.5 shows a typical common-gate 
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Figure 3.5: Schematic diagram of a common-gate amplifier 
The major advantage of the common-gate amplifier is that its RF input is 
connected to the source terminal of the transistor Mg. For conventional LNA, its 
RF input is connected to NMOS gate terminal. Any ESD current can attack its gate 
oxide layer easily. Thus, its ESD immunity is quite low. However, by using 
CGISM, it greatly improves the ESD immunity of the LNA by preventing the 
hazardous ESD current from discharging through the thin gate oxide of Mg. 
Moreover, there is a built-in ESD protecting mechanism that can effectively take off 
all the ESD current at the RF input. In the following section, this built-in 
mechanism is introduced. 
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3.3.1 Built-in ESD Protecting Mechanism 
A normal NMOS transistor has two diodes (D1 and D2) at its drain-substrate 
and source-substrate junctions as illustrated in Figure 3.6. 
Gate 
(I 
Source t — i i ~ Drain 
O * I o 
D1 Z S 宁 D2 
Bulk 
Figure 3.6: Simplified circuit model of a NMOS transistor 
When there is a positive ESD pulse at the source terminal of a common-gate 
amplifier, the transistor Mg turns off initially because both its gate-to-source voltage 
Vgs and gate-to-drain voltage V树 are negative. In this case, D1 is reversely 
biased and a space-charge layer is formed at the source-substrate junction. 
However, as the source terminal is forced to a high ESD potential, D1 will reach the 
breakdown potential. Near the breakdown potential, Dl ' s space-charge layer 
generates a large amount of electron-hole pairs. The free electrons drift to the 
source region while the free holes drift to the substrate, which increases the 
substrate's potential with respect to the drain junction. Eventually, D2 switches on 
by the increasing substrate potential and all the ESD current passes through the 
transistor substrate from source-to- substrate -to-drain. 
On the other hand, when a negative ESD pulse is applied to the input port, the 
transistor Mg and the diode D1 turn on because of the positive V"识.Therefore, all 
the ESD current flows through the channel from drain-to-channel-to-source and from 
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substrate-to-source. Figure 3.7 shows the scenarios of how the hazardous ESD can 
be removed by a common-gate amplifier. 
Vgate Vdd 
O • O subsequent 
Cpass stage 
H H f ^ L , f " ： ! 
I I 
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/ V o t I 7 1 I 
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？ ？ subsequent 
Cpass stage 
H H 由 L d [ “ ： ! 
-veESD M g - r ~ [ - j U I 
pulse Q T I J _ 丨 
丫 ’ — C block,2 I i n I 
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(b) 
Figure 3.7: Built-in ESD protecting mechanism of CGISM 
In summary, common-gate LNA can provide higher ESD immunity than 
conventional common-source LNA because of the built-in ESD protecting 
mechanism. 
For an ESD pulse with a fast rise time, its high frequency components may leak 
off to the successive stage through the output capacitor C她战2. To tackle this 
problem, an on-chip spiral inductor L^ is placed before (：歸2 as illustrated in 
Figure 3.5. Its working principle is similar to how the shunt-inductor method does. 
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Under normal condition, the ESD frequency is lower than the RF input signal. L^ 
and C：block,2 form a high pass filter to force the ESD signal to V况 through L^. 
Furthermore, there is no ESD signal coupling to the gate of the transistor Mg through 
the gate-to-source capacitor C 识 . I t is because the capacitance of C^ is in the 
order of 0.1 pF that it gives high impedance at the ESD frequency. Therefore, the 
LNA is completely saved against all ESD. 
3.3.2 Competitiveness 
By comparing with the preceding ESD protection methods, CGISM has many 
competitive factors that can enhance the ESD immunity of CMOS RF LNA to 
protect CMOS RF receiver chip. 
1. The method is simple, there is no additional clamping device required to install 
at the LNA input. Thus, it does not increase the production cost. 
2. There is no any bulky parasitic capacitance associated at the RF input. The 
performance is not degraded. 
3. Besides the ESD protection functionality, the common-gate input stage can 
provide a certain amount of power gain. The amplification requirement of the 
subsequent-stage amplifier can be reduced. It benefits the low voltage design. 
4. The ESD handling capability is proportional to the size of the transistor Mg. 
Larger width can support higher channel current. More ESD current can be 
‘ handled as a result. 
5. Mg controls the amount of current passing through its channel. The shunt 
inductor and the blocking capacitor form a high pass filter to prevent the ESD 
current from leaking off to the subsequent transistor. 
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Chapter 4 
Design Theory of Low Noise Amplifier 
Low noise amplifier (LNA) is the first stage in the receiving path of a receiver. 
Typically, its function is to provide enough gain to overcome the noise of subsequent 
stages. According to Friis formula of Equation (2.8), its noise figure directly adds 
to that of the receiver. Thus, the LNA should generate as little noise as possible. 
Aside from the noise consideration, linearity is another parameter that should be 
concerned. At normal power range, the LNA should amplify the incoming signal 
without any distortion. On the other aspect, the LNA needs to present a 
well-defined input impedance, such as 50 Q. It is due to the transfer characteristic 
of the antenna preceding the LNA that is very sensitive to the LNA termination. 
In this chapter, we will present some basic LNA design techniques. These 
include the methods of input termination, gain enhancement and improvement of 
reverse isolation. By mastering these techniques, a variety of LNA designs can be 
developed to.meet the system specifications. 
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4.1 Small-Signal Modeling 
g o ~ - I O d 
Vgs 丁 Cgs W gmVgs 
6 
s . 
Figure 4.1: Small-signal model of a MOS transistor 
For the purpose of small-signal analysis, active devices are usually modeled 
with a number of lumped elements, including RLC passive elements, dependent and 
independent sources, which give the necessary approximation in frequency domain. 
Figure 4.1 gives the simplified small-signal model of a MOS transistor, where g^ 
is the transistor transconductance. 
4.2 Method of Input Termination 
Presentation of a good match to the external world is a critical requirement in 
RF design. Since the input impedance of MOS transistor is inherently capacitive, 
providing a 50-Q input impedance without degrading noise performance is always a 
challenging topic. Fortunately, there are four common circuit topologies that are 
able to accomplish this goal [24]. In the section, the fundamentals of these four 
topologies are reviewed. 
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Figure 4.2: Input impedance matching by resistive termination 
Resistive termination is a straightforward approach to present a broadband 50-0 
impedance at an amplifier input. Simply speaking, when a 50-Q shunt resistor 
is connected across the input terminal, the stable input impedance can be realized. 
Figure 4.2 illustrates this technique applied to a common-source amplifier. 
However, the resistor R^  not only adds thermal noise to the amplifier, but also 
leads to high power loss at the input. The amplifier performance will be greatly 
degraded if this topology is implemented at high frequency. Therefore, this 
topology is not recommended for RF LNA design. 
4.2.2 Shunt-Series Feedback 
Rf 
_ H s r 
O • L 
Figure 4.3: Input impedance matching by shunt-series feedback 
Figure 4.3 shows the schematic of a shunt-series amplifier that employs the 
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feedback technique to provide a broadband real input impedance. Since there is no 
any shunt resistor that attenuates the input signal, its noise figure is expected to be 
better than the previous approach. Nevertheless, the resistor R^ still contributes 
some thermal noise to the amplifier. The resistive feedback network also limits the 
gain of the amplifier. Therefore, this topology is not recommended to implement in 
RF LNA. 
4.2.3 ijg^ Termination 
RFin M g 
o n  
Zin ~ • , Lg 
Figure 4.4: Input impedance matching by l /g^ termination 
The third method used to realize a stable 50-^ input impedance is l /g^ 
termination. Its working principle is to use a common-gate topology to achieve this 
goal. Figure 4.4 demonstrates the implementation of this method. The shunt 
inductor L^ is tuned to resonate with the capacitor C^^  at the operating frequency. 
- RFin gjl^^s 
° 7 
Z i n — • C  
L g C Vgs Cgs Cgd 
Figure 4.5: Small-signal analysis of a common-gate topology 
From the small-signal circuit shown in Figure 4.5， 
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1 1 Q V 
Z,” jcoLg - Vgs 
1-co'LC^^ 
= . / (4.1) 
At resonance, COq^L^C^^ = 1, then 
Z j c o o ) : 丄 (4.2) 
S m 
where CDq is the operating frequency. By a proper selection of the transistor size 
and bias current, the desired 50-Q input impedance appears at co�. 
Different from the preceding approaches that rely on the resistor, I jg^ 
termination provides the desired input impedance with acceptable noise performance. 
Therefore, it becomes one of the most common methods in LNA implementation [25, 
26]. 
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Figure 4.6: Input impedance matching by inductive source degeneration 
Another popular method employed used to design standard input impedance is 
called Inductive Source Degeneration [27]. Figure 4.6 illustrates a common-source 
amplifier with this method. Actually, the advantage of this method is that the 
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resistive part of the input impedance is generated by the source inductor L^，instead 
of using noisy resistor. Theoretically, inductor does not introduce any thermal noise, 
which satisfies the noise requirement of LNA. Figure 4.7 shows the small-signal 
model of an inductively source degenerated amplifier. 
Lg 
+ 
Z . — Cgs Vgs . g m V g s 
"：T 
Figure 4.7: Small-signal analysis of inductively source degenerated amplifier 
From the figure, v, = v识 + jco L, ( j c o C^, v识 + g^ v识) 
= (4.3) 
in J g ^ 
J � Cgs� 
' 丨 j � C , 
+ , (44) 
j �C , C � 
At r e s o n a n c e , � /+ = 7, then 
‘ 手 (4.5) gs 
Therefore, by choosing the suitable values of L^, Lg, the transistor size and bias 
current, the input impedance can be adjusted to 50 Q. 
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4.3 Method of Gain Enhancement 
Amplifier gain is an important parameter in CMOS LNA specifications. High 
gain LNA provides sufficient amplification to the incoming signal. Moreover, it 
overcomes the noise of the subsequent stages, such as mixer. As a result, the 
overall noise figure of the receiver front-end can be reduced. Conventionally, tuned 
amplifier and multistage amplifier are usually implemented in CMOS LNA to 
enhance its amplifier gain. These methods are described in this section. 
4.3.1 T\ined Amplifier 
Vin 1 I Vout 
O G m ^ > 1 ^ 1 O 
A m p l i f i e r | 匚乙 — ^ p Ls j 
I > R S I 
LC tank ^ ^ | ^ � | 
I J 
Figure 4.8: Tuned amplifier with LC tank circuit 
Tuned amplifier is an amplifier that uses a LC resonant tank to accomplish 
high-gain performance [28]. At the resonance frequency, the LC tank becomes a 
high impedance load that will enhance the amplifier gain. From Figure 4.8，the gain 
of the tuned amplifier at a given frequency co is given by 
= = Z,{co) (4.6) 
where G^, Z^{co) are the amplifier transconductance and the loading impedance 
of the LC tank at co ’ respectively. In order to understand the resonant effect of the 
LC tank on the gain, considering the transformation diagram in Figure 4.9，where 
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R^  is the parasitic resistance of the inductor L^. 
ZL^ Zlo 
CLZZ J L S • Cl 二二 — � ^ L p 
Figure 4.9: Transformation of LC tank 
At a certain frequency co，the LC tank circuit can be converted into a RLC 
parallel circuit. Mathematically, the necessary variables for the transformation are 
expressed as 
+ + (4.7) 
• where 0 = 争 (4.8) 
！ ^ 
. ① 0 CO 
Figure 4.10: Frequency response of the LC tank impedance 
• Figure 4.10 shows the function of | against co. It can be observed that Z^ 
reaches its maximum magnitude at the resonant frequency COq , which is 
� � ( 4 . 9 ) 
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As a result, the amplifier gain is maximum at COq，the corresponding value is 
^ ^ = GJ^p � =G A (7 + a ” (4.10) 
where (4.11) 
Ks 
As Qo increases, the parallel resistance Rp{cOo) increases. Thus, the gain of 
the tuned amplifier increases at COq and its bandwidth decreases. Ideally, if R^  is 
equal to zero, Q � w i l l be infinite and the gain will be infinite too. Nevertheless, it 
is impossible to realize an inductor without any parasitic resistance. Therefore, the 
gain of a tuned amplifier is dependent on the CMOS technology. 
4.3.2 Multistage Amplifier 
In CMOS LNA design, it is a common that a single-stage LNA cannot provide 
sufficient gain, especially for low voltage design. In practice, cascading a number 
of stages to form a multistage amplifier becomes a feasible solution. Figure 4.11 
illustrates the configuration of a multistage amplifier. 
RFin RF�ut 
o ~ ~ G 2 ^ > O 
Figure 4.11: Multistage amplifier using cascading technique 
The total power gain G,她,of the multistage amplifier is determined by 
Gunal=GiG2" Gn (4.12) 
where n is the total number of stages used. 
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In order to get the maximum value of G,�,",，it is necessary to present a suitable 
impedance match between each stage. It means that the output impedance of each 
single-stage amplifier should match with the input impedance of the next stage 
amplifier. Therefore, signal power reflection at each connection can reduced. 
Since both the power consumption and the noise figure of a multistage amplifier 
increase with n . The value of n should not be greater than 3 so as to achieve 
high gain with acceptable noise figure. 
4.4 Improvement of Reverse Isolation 
Reverse isolation is another concern in LNA. In wireless receiver system, LO 
leakage from mixer to LNA often occurs. If the reverse isolation of the LNA cannot 
meet a certain level of attenuation, the excess LO signal from the LNA input will 
radiate through the antenna. 
For the LNA itself, it is difficult to realize both input and output matching 
network for simultaneous conjugate match if the reverse isolation is poor. It is 
because both of the matching networks are highly dependent on each other. In 
addition, good reverse isolation can make the amplifier more stable. In this section, 
some basic techniques for improving the reverse isolation are reviewed. 
4.4.1 Common-Gate Amplifier 
� Theoretically, poor reverse isolation of an amplifier is due to the presence of a 
capacitive path between input and output ports. If this feedback path is absent, the 
reverse isolation of the amplifier can be improved substantially. Common-gate 
amplifier provides better reverse isolation than common-source amplifier because of 
this reason [25, 29]. 
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Input - Output 
Matching Matching 
Network Vgs C g s C g d Network 
+ g g  
< 7 < 7 
Figure 4.12: Small-signal model of a common-gate LNA • 
Figure 4.12 shows the small-signal model of a common-gate LNA. As the 
gate terminal is shorted to ground, both Cg^  and Cg^  become shunt capacitors. 
There is no significant capacitance between input and output terminals. Therefore, 
high reverse isolation is achieved in this configuration. 
4.4.2 Cascoded Amplifier 
t 
pVdd 广 
r h C o m m o n 下 , T J ‘ � Load Load gate \ M 
C � 一 h � u t � - J - ^ R F o u t 
V I VbiasO— M2 I 
RFin I U L — — : : : : : r ^ _ : � 
o M l � • ^ - - ^ 二 •丨 C o m m o n 
" h R F i n C g d ^ ^ L I source 
ill • I 
O ~ I Ml 
(a) (b) 
Figure 4.13: Common-source LNA (a) without cascoding transistor, (b) with the 
cascoding transistor M2 
Traditionally, common-source LNA always associates with the poor reverse 
isolation. Although it can offer good performance in both power gain and noise 
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figure, the presence of the gate-to-drain capacitor C^^  makes the reverse isolation 
very poor. This capacitor is called Miller capacitor which is shown in Figure 
4.13(a). 
To solve this problem and improve the common-source configuration, the 
cascoding transistor M2 is added above the transistor Ml as shown in Figure 4.13(b). 
M2 acts as a common-gate amplifier to isolate the Miller capacitor C^^  from the 
output port. Without the feedback network, the reverse isolation of the modified 
common-source LNA is enhanced. To make the circuit simple and keep M2 in 
saturation region, V她，is usually set to V^. However, the additional transistor 
M2 will contribute extra noise to the circuit, thus, cascoded LNA provides better 
reverse isolation at the cause of poorer noise figure. 
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Chapter 5 
Noise Analysis of Low Noise Amplifier 
There are two popular techniques for noise analysis of LNA, noisy two-port analysis 
and small-signal noise analysis. These two techniques analyze noise factor from 
different approaches. In this chapter, the origin of MOS transistor noise is 
described first, and two noise analysis approaches are introduced. 
5.1 Noise Sources of MOS Transistor 
ing 0 Vgs Cgs ^ g m V g s 0 ind 
O s 
Figure 5.1: Noise model of MOS transistor 
Figure 5.1 illustrates a simplified noise model of a MOS transistor where 
‘ a n d i耶 represent drain noise current and gate noise current, respectively [30]. In 
MOSFET, the drain noise is composed of thermal noise and 1/ f noise. The 
thermal noise is due to agitated carriers in the channel that cause a randomly varying 
current. For the 7 / / noise, since 1/f noise comer is usually less than 1 MHz, 
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this noise can be neglected at radio frequency. The gate noise is induced by the 
fluctuating channel potential that couples capacitively into the gate terminal, i叩 
can be expressed as the sum of two components, the first of which is fully correlated 
with ind，called /„《，，the second of which is uncorrelated with ，called . 
Hence, Ls=�,’八,“ (5.1) 
with the correlation coefficient c = 
. 2 - J 
V n^g hd 
The drain noise power | i•而 | ^  and the gate noise power i叩 ^ can be expressed as 
idn\' =4kTy g , J f , ( 5 . 3 ) 
( 2 2 \ 
棚 Af (5.4) 
where k is Boltzmann's constant, T is the absolute temperature, y and S are 
called the excess noise factor and the noise coefficient, respectively. is the 
transistor tranconductance with v论 equal to zero. Af is the noise bandwidth. 
+ Vn -
O Q O 
"L Noiseless 
O y in Two-port 
- 丁 network 
o — — — 1 o 
Figure 5.2: Representation of a noisy two-port network 
Alternatively, the noisy MOSFET can be modeled as a noiseless two-port 
network with the external noise sources z„ and [17], as shown in Figure 5.2. 
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To express the relation between and v „ ， i s written as 
i n = L + Kv„ (5.5) 
where i仙 is the uncorrelated noise source, Y^  is correlation admittance. It 
implies that contains both uncorrelated and correlated noise currents. Moreover, 




where and R^ are the uncorrelated noise conductance and the equivalent noise 
resistance, respectively. 
5.2 Noise Calculation using Noisy Two-Port Network 
+ vn • 
f — o — ^ - o 
i n V . Noise-free 
s 中 [ j Y s W m LNA V2 
4 o—— o 
Input — — ^ ― I 
port 
Figure 5.3: Noise model for calculation of LNA noise factor 
To determine the noise factor of a LNA using noisy two-port analysis, a 
complete two-port model is required. It is shown in Figure 5.3. and Y^  are 
noise current and admittance of the source, respectively. Conceptually, the noise 
factor F is defined as 
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where is the short-circuit current at the input port of the noise-free LNA with 
upward direction. From the circuit shown, 
I ‘ I 2 = “ + V „ > W J “ + V ^ - 0 * 
=(‘ + /„ + )* +1 /J、2 ( ) i ： 1 (5.9) 
Since ( + and are uncorrelated, 
= 0 (5.10) 
. (5.11) 
By substituting (5.5) into (5.11), 
(5.12) 
By substituting (5.12) into (5.8), the noise factor F is given by 
“ 2 , V , V 2 2 • T 2 
- r= + y ^ F c � +  
“ “ 2 h 
i ^ + Y + Y ^ V 2 
= “ = T (5.13) 
h 
Let F, + jB^, + jB^ ’ and using (5.6), (5.7) and \ =4 kTG^Af ’ then 
F is simplified as 
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厂— J I ^kTGJf+1 (G, + GJ+ j j B ^ k T R J f 
— 4kTG^Af 
=7 + 务 + 务 + ⑴ (5.14) 
By differentiating F with respect to G^ and B^，the minimum noise factor 
and the corresponding optimum noise source admittance Y刚 can be obtained, 
which are 
刚+ ( 0 (5.15) 
Y�pt = G刚+ jB�p,小、奢-jBc (5.16) 
The expression for F is re-arranged as 
F = + (5.17) 
Equation (5.17) provides an important information about the noise optimization 
of a two-port LNA. If Y^  is transformed to be exactly equal to r印,，the minimum 
noise factor can be achieved, no matter what output matching network is 
connected. This technique is known as Low Noise Matching. However, it is very 
difficult, but not impossible, that low noise matching and conjugate matching occurs 
simultaneously [31]. 
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5.3 Noise Calculation using Small-Signal Model 
5.3.1 Low Noise Amplifier with Inductive Source Degeneration 
r - ^ 人 + 丄 r x ^ 
K s , i ng W Vgs C g s 令 gmVgs 4 • 
Figure 5.4: Small-signal noise model of an inductively source degenerated LNA 
By using small-signal noise analysis, the noise factor of a LNA with inductive 
source degeneration is determined [32，33]. Its full small-signal noise model is 
shown in Figure 5.4. To simplify the analysis, all the parasitic resistances and the 
‘ o u t p u t stage are neglected. 
According to the analysis, each output noise current due to the individual 
independent noise source should be determined first. Then, by substituting them 
into the noise formula, the resultant noise factor can be obtained, 
a) Considering the output noise current due to the input source V ,^, /卯“， t he 
following noise model can be used. 
Lg . . 
- / V W \ Ix lout’s 
——fyyyy_ ~ o 
Rs 華 Vgs Z p Cgs 令 gmVgs 
Figure 5.5: Small-signal noise model with \ only 
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/ \ 
hut,s - Sm^gs - ~ ^ F ^ 7 \TT (5.18) 
/ C g s [ j � Cgs J 
At resonance, cy/(乙发 + =1, Equation (5.18) becomes 
i , J ^ ] ^ _ - (5.19) 
where the cut-off frequency cOj = . (5.20) 
Cgs 
Hence, 口 和 丫 ^ ^ (5.21) 
$ 
b) Considering the output noise current due to and i„g, /卯,力发，the noise 
model can be modified as follow. 
Lg • 
rYYV\ 'out,nd,ng 
~ A + 丄 X — T " ^ 
Rs i ing Y V，s = =Cgs 个 gmvgs (^ ind 
Figure 5.6: Small-signal noise model with and only 
To determine i�—叩，principle of superposition can be applied and it is found 
that 
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iout,nd,ng = (7+ JQL)L,ns + L ^ j (5.22) 
⑴0 J 」〈八5十出7"、〉 
Where (5.23) 
Rs �0 CgsRs 
r/^  � � T 
• • • ‘ ” � � = {I^JQK+L — W ^ J Q K ^ L . 
Lv J^o y JLv J^o y 
( R s V 
X ^  
^K^ + cOj-LJ [^cooj 
「卩、 一” (5.24) 
Lw^J � J 
. Since i 耶 = c 力,„J 21, J 2 = 小 I 力 i n , �| U ' ， 
f „ \2 r / n2  
. 2 _( R^  Wt- / 2\ . 2 - ~ 2 
I 一 i t J ( 幻 、 + 。 
, , — K ^ l (5.25) 
By substituting (5.3) and (5.4) into (5.25), 
如 ( 7 + 么 — ( 二 : ) / (5.26) 
‘ g 
where a = (5.27) 
Sdo 
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c) Finally, the noise factor can be determined by 
F 一 ^ out, s lout’nd,ng 
一 “ 2 
^out, s 
~ 2 
二 J 1 LOUTMNG ( 5 . 2 8 ) 
T 2 lout, s 
By substituting (5.21) and (5.26) into (5.28), then F becomes 
^ , p y ^ ) V J [ K ^ c o ^ i y 
F = 7 + - 
4kTR^Af 
.^oj (A + cOTLJ 
=7 + 丄 叫 + + 2 c l ^ 1 (5.29) 
t 
5.3.2 Common-Gate Low Noise Amplifier 
The small-signal noise model of a common-gate amplifier is shown in Figure 
5.7. 
gmVgs 
v j L g ‘ : = : C g s 0 i „ g 二 
Figure 5.7: Small-signal noise model of a common-gate LNA 
Similar to the derivation steps in section 5.3.1, the following equations can be 
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obtained. 
hut.s - , �2 P.jU) 
丄 
\ Sm J 
—i 2 i 1 4kTyg,,Af hut.nd.ng 《，，，、 ^s + 2 f ^ ^ (5.31) I^^tJ gm f „ 1 1 
V Sm J 
By substituting (5.30) and (5.31) into (5.28), consequently, 
f o 2 / V ] 
+ 丄 I 4kTyg^oAf 
< U J ^ g j J f ^ / 丫 
F = J + gmj 
4kTR^Af 
f T Y 
, V ^m J 
= 7 + M 4 ⑷ 一 (532) 
a/?, 5y 1,0； J gm 
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Chapter 6 
Design of an ESD-Protected CMOS 
Low Noise Amplifier 
In this project, we will present a new ESD-protected CMOS LNA circuit. The new 
design is a two-stage LNA with the operating frequency at 1.8 GHz. The supply 
voltage of smaller than 2 Vis preferred for low voltage design. The most important 
issue in this work is to demonstrate a new concept of using CGISM to do ESD 
( 
protection. The proposed LNA is constructed to verify its functionality. At the 
same time, it will show that CGISM does not affect the performance of LNA. 
The detailed description of the design of the proposed LNA is shown in the 
following. Most of the design techniques used are mentioned in Chapter 4. The 
implementation is based on an AMS 0.35-|im CMOS technology. Moreover, all the 
simulations are carried out with Cadence SpectreRF and the results are reported 
below. 
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6.1 Design of DC Biasing Circuitry 
LNA requires DC biasing circuitry, a good DC biasing circuit can give a stable 
operating point to the LNA, so that a steady performance is achieved. Ideally, the 
DC biasing circuit should not deteriorate the LNA performance. At the same time, 
it should ensure that there is no RF signal coupling into the DC supply. Figure 6.1 
gives a DC biasing circuit that is used for the proposed LNA. 
To die Lchoke Copper line 
o 1 I _ o 
To dc supply 
in __ C bypass C decoupling 
Figure 6.1: DC biasing circuitry of the LNA 
Each of the components involved in this circuit plays an important role in 
stabilizing the LNA. 
1. The RF bypassed capacitor C — provides RF ground at 1.8 GHz; 
2. The RF choke L 秘 provides a high impedance path to prevent high frequency 
signal from entering the DC supply. Likewise, it provides a low impedance 
path for DC signal to bias the LNA; 
3. The decoupling capacitors C 彻 。 叩 short the unwanted low frequency 
coupling signals to ground. 
In practice, it is difficult to implement these components in CMOS process, because 
of their bulky sizes. Alternatively, they are realized by surface-mount capacitors 
and inductor. Table 6.1 lists out the practical values used for implementing the 
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designed circuit. The resultant circuit is simulated to verify its impedance Z.^ ，and 
the result is given in Figure 6.2. 
Component Value 
Cbypass 8 p F 
Lchoke 39 nH 
Cdecoupling 1 0 0 p F 
100 nF 
Table 6.1: Surface-mount components used to realize the DC biasing circuit 
/ � � � / \ 
m / \ , , \ 
freq=1.800GHz / � � ‘ \ I \ \ 
S(1,1)=986.1m/177.2 / / � � . V " \ � \ 
impedance = 0.351 +j1.23(^  ^ / \ \ 
nf^  / - �\ / � � A 
. H I 
\ � , • , : / 
\ / .. W ；'• - V 
fteq (1.000GHz to 3.000GHz) 
Figure 6.2: Simulated impedance of the DC biasing circuit 
In the proposed LNA, the impedance of the ideal DC biasing circuit should be zero at 
1.8 GHz. From the simulation result, it is found that is equal to 0.351+j 1.230, 
which is very close to zero. In addition, Z.„ remains constant no matter how long 
the copper line is constructed. This implies the DC biasing circuitry is very stable 
and is not affected by the external DC power line. 
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6.2 Design of Two-Stage Architecture 
As stated in the project requirements, the proposed new LNA must present 
similar performance as a conventional design. Since the objective focuses on the 
new ESD protection method, there is no need to do noise optimization of the LNA. 
The expected power gain should not be less than 10 dB, a single-stage common-gate 
LNA with a low supply voltage is not enough to provide a sufficient power gain. 
Therefore, a two-stage architecture is designed. 
RFin ^ ^ ^ RFout 
Common-gate Second-stage 
amplifier amplifier 
Figure 6.3: Architecture of the proposed LNA 
Figure 6.3 shows the architecture of the proposed LNA where two amplifiers are 
cascaded to provide the high power gain. The common-gate amplifier is placed at 
the first stage to implement CGISM. Then, the second-stage amplifier is employed 
to enhance the power amplification. The whole LNA is designed with maximum 
gain, thus, the two amplifiers should have a good impedance match. 
6.2.1 Design of Common-Gate Input Stage 
The first stage of the LNA is a common-gate amplifier as illustrated in Figure 
6.4. It is used to provide ESD protection based on CGISM. There is basically no 
difference between this circuit and a conventional common-gate LNA, except the 
value of the loading inductor L^. Its inductance should be chosen to form a low 
impedance path for the fast ESD pulse. Table 6.2 tabulates the component values 
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used in the common-gate input stage. The supply voltage V浙 is 1.5 V. 
DC biasing _ q ^ 
circuitry ^ ^ Vdd 
L d 医 
1 I O RFout 
Vgate U l DC block 
^ _ DC biasing , . O— circuitry 一 Mg 
RFinO 1 I  
DC block > 
C Lchoke 
i 
Figure 6.4: Schematic of the common-gate input stage 
Component Value 
(W/L)Mg 240/0.35 
Lg 5.1 nH 
Lchoke 3 9 n H 
DC block Ideal in simulation 
Table 6.2: Component values used in the common-gate input stage 
-I i I ^ 71~~^  -15 , _ , ； ：~~ ^ ； 
12- m9 , : s � � ： : : 丨 
10- MaxGainI =6.038 — ‘ : — —...i i  
8� 7 25 - ； 1 i dB(S(1,2)) X 
- 喷 ： 仁 一 . . . . ： r 丨 � 7 ^ 
' ' 'T f -30- i m7 1/ 
A— 二 1 j - frscj" 1.8000Hz /f 
Z 」fi i I 3S: dB{S{1.2))=-44.513 / 2- ..I.......7 r m I , ^ -35 : ~ — ： 
0 � . /： . . . . . d B ( S ( 2 . b ^ o - ^ ' t z ^ 丨. / I 
2::......... / L [mi~ I; ！ , —' |Xjt7— 丨 . Z freq=1.800GHz | 』： I i / ‘ -4-^ |dB(S(2,1))=0 686| j ........... ^ • ： |— 
-B "T I I I I , I I I , I • I , I , i , I , I -50 - . I . I , j , I , I , I , I , j , i , 
1.0 1.2 1 1 1.6 1.8 2.0 2.2 2,4 2.B 2.8 3.0 1 0 1.2 M 1.6 1 8 2.0 2 2 2 4 2 6 2 8 3 0 GHz freq. GHz 
(a) Power gain S(2,l) & 
maximum power 
(b) Reverse gain S(l,2) 
gain MaxGainI 
Figure 6.5: Simulation results of the common-gate input stage 
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Figure 6.5 shows the simulated power gain, maximum power gain and reverse 
gain of the common-gate input stage. It is observed that the maximum power gain 
of the designed circuit is about 6 dB at 1.8 GHz, assumes both input and output ports 
are perfectly matched to 50 Q. The reverse isolation is more than 44 dB. This 
high reverse isolation is attributed to the common-gate topology. Unfortunately, 
there is a lack of an accurate simulator to perform an ESD simulation.- Therefore, 
the ESD protection capability of the proposed CGISM can only be verified by 
measurement which will be addressed in Chapter 8. 
6.2.1 Design of Second-Stage Amplifier 
DC biasing — V 
circuitry Vdd 
Lload 




RFin O 1 Ml 
Lchoke W W 
DC biasing | 
circuitry ^ L 
Vgate 
Figure 6.6: Schematic of the second-stage amplifier 
In the design of the second-stage amplifier, a cascoded common-source 
amplifier is chosen to achieve high gain. Figure 6.6 illustrates the schematic 
diagram of the second-stage amplifier. All the components shown are integrated in 
the test chip, except for the DC biasing circuitries and L^. ^ is implemented by a 
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bondwire of 2 nH. Table 6.3 tabulates the component values for the second-stage 
amplifier. The same as the first-stage amplifier, V况 is 1.5 V. 
Component Value 
(W/L)MI.2 300/0.35 
Lioad 4.25 nH 
Lchoke Ideal in simulation 
DC block Ideal in simulation 
Table 6.3: Component values used in the second-stage amplifier 
i M I I I I : ！ — — 
12- ；：;；：仁 freq=1.800GHz l 25- ^^^^^^^^ 
l。」，VaxGain?��l^ jMaxGain1=10.2011 • ^  
‘ i . . 丨 I -30- r ^ ^ ........4 t  
B� ： i 卜、k i 
、、： ^^......卜. ( I 
- - 、\、 -40- y/ T freq=1 8OOGH2 i- 
“ I.............. J f j . . . • . . . • . . • . . • I . • . • . . • ‘ - / |dB(S(12))=-32.347| 
“ . . . . . . . . • + . . 产 面 ; — ’ 1—；—I— • 0 - / freq=1.800GHz / I  
• dB(S(2.1))=2.986 'dB(S(2.1)> 卜 , ] 
-2— J i "55 / ""4 
• I I ‘ / 
I I / i I 
• i • I • I • I • i I I I I I I ' i I I . 6 �1 , i , I 1 I , I ‘ 卜 I I I , i I I ,丨 
' 0 1 2 1.4 1.8 1.8 2 0 2.2 2.4 2.8 2.8 3.0 1 0 1 2 14 I B 1 8 2 0 2.2 2 4 2 6 2 8 3 0 
freq, GHz fr«q, GHz 
( a ) Power gain 5(2,7 j & maximum power 
(b) Reverse gain S(l,2) 
gain MaxGainl 
Figure 6.7: Simulation results of the second-stage amplifier 
Figure 6.7 shows the simulation results of the second-stage amplifier. By 
observing the plot of MaxGainl, the maximum power gain of the designed 
common-source amplifier is found to be 10.201 dB at 1.8 GHz. It is higher than 
that of the common-gate input stage mentioned above. For the reverse isolation, it 
is found that the simulation result is 32.347 dB, which it is lower than the 
common-gate input stage. 
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6.3 Stability Consideration 
Stability of an amplifier is an inevitable consideration in design process. 
Mathematically, we can determine the stability from the S-parameters, matching 
networks and terminations [17，20，34]. It is desirable to have an amplifier that is 
unconditionally stabile over a wide range of frequencies. 
The necessary and sufficient conditions for unconditional stability of the 
amplifier are: (1) the stability factor K is greater than unity and, (2) the stability 
measure B is positive, i.e. 
f 一 7 - I I - I >^22 I + I $22 - 1^2 ^21 I ^ J … � 
K > 1 (6.1) 
^ = ^ + S,,\'>0 (6.2) 
. In this research project, the proposed LNA is required to be unconditionally 
stable from DC to 3 GHz. Before cascading the first and second-stage amplifier 
together, the stabilities are checked. 
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Figure 6.8: Unstable region of the common-gate input stage 
61 
Chavter 6 Design of an ESD-Protected CMOS Low Noise Amplifier 
Referring to Figure 6.8，by analyzing the common-gate input stage, it is found 
that its stability factor is less than 1 from 2.71 GHz to 3 GHz, even though its 
stability measure is greater than zero. In this condition, the amplifier is said to be 
potentially unstable within this frequency range and it may oscillate at some source 
and load terminations. To stabilize the amplifier so that the conditions of 
unconditional stability within the desired frequency range are achieved, there are two 
methods that can be applied, which are: 
1. to add resistors at both input and output ports; 
2. to choose the proper input and output matching networks according to the 
source and load stability circles. 
Adding resistors to the common-gate input stage will greatly degrade the gain and 
noise performance, thus, it is not recommended. Therefore, (2) is preferred. 
. In the stability analysis of the second-stage amplifier, both its K and B are 
greater than 1 and 0，respectively. Therefore, it is proved to be unconditionally 
stable for all passive source and load terminations. All the information analyzed 
above will be used for the design of the matching networks. 
6.4 Design of Matching Networks 
After the preparation of the two single-stage amplifiers, we need to cascade 
them together using the suitable matching networks to maximize the power gain of 
the resultant two-stage LNA [6，35]. Furthermore, standard impedance can be 
presented at both the input and output ports. Figure 6.9 illustrates the block 
diagram of how the two single-stage amplifiers are connected to form the proposed 
LNA. 
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Figure 6.9: Block diagram of the overall proposed LNA-
Figure 6.9 illustrates the connection and matching networks between the two 
single-stage amplifiers, such as the inter-stage matching network N,，input 
matching network Ng and output matching network N^. They are employed to 
satisfy the following conditions: 
厂 s = r ,N.r (6.3) 
r OUT, 1= FIRM (6.4) 
O^UT,M ~ I^N,2 (6.5) 
r0UT,2 = ^L (6.6) 
Mathematically, the coefficients T^, and can be calculated by 
using the following pair of equations based on Figure 2.1，which assumes the 
condition for simultaneous conjugate match of an amplifier [17，20]. 
r - c I Si2 S21 厂z^  一 厂 • 
1 s - � - IN (6.7) 
1-�22 1 L + = (6.8) 
丄 一 〜 丄 S 
These equations are applied to find the necessary reflection coefficients in the 
following section. 
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6.4.1 Design of Inter-Stage Matching Network 
We have solved Equation (6.7) and (6.8) to determine F o u t . m for 
simultaneous conjugate matches between the two single-stage amplifiers at 1.8 GHz, 
and the results are listed in Table 6.4. 
�iN.M 0.5396-j0.5882 
rouT.M 0.745 l+jO.2999 
Table 6.4: Fi^ j^, Tq^j ,^  for simultaneous conjugate matches between the 
two amplifiers and the inter-stage matching network at 1.8 GHz 
Based on these values, the required inter-stage matching network is realized using 
lumped capacitors and inductor as shown in Figure 6.10. The necessary values for 
the lumped components Q , C^k and L^ are tabulated in Table 6.5. 
Cblock 
O 1 I I O 
—• 丁 Cd Lm 3 一 
「顧 Iqut.M 
Figure 6.10: Schematic of the inter-stage matching network 
Component Value 
> Q 5 8 0 f F 
Cbiock 3 3 0 f F 
^ 6.8 nH 
Table 6.5: Component values used in the inter-stage matching network 
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Besides providing simultaneous conjugate matches, the inter-stage matching 
network also serves other functions, namely, 
1. Q combines with the loading inductor of the common-gate input stage to form 
a LC tank circuit for gain enhancement; 
2. C—k prevents the DC signals from distorting the operating points of each 
other, and provides a high impedance path to prevent the ESD from coupling 
into the second-stage amplifier; 
3. L^ provides the DC path for the DC biasing circuitry to bias the second-stage 
amplifier. 
9 Vdd [ - 0 Vdd 
DC biasing Ll�ad [5_ 
circuitry 
” 1 I ORF�ut 
Ld 尚 ——I M2 Deblock 
C block 
V g a t e ’ l | — — J ~ I M i t ^ M l 
^ _ DC biasing . _ C Z 
… ； n ^^^ d 
R F . o I I — — . ” r ^ 
^ ^ DC biasing 
DC block ^ drc— 去 
fc Lchoke J 
. 去 Vgate, 2 
Figure 6.11: Schematic of the core LNA 
A completed schematic diagram of the new two-stage LNA is shown in Figure 
6.11. In this project, all the components shown are integrated on the single test chip, 
except for 4秘^ ’ DC block and DC biasing circuit. However, the passive input and 
output matching networks are not integrated on the test chip, because the quality of 
the on-chip passive networks is not good enough. 
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Figure 6.12: Simulation results of the core LNA 
Figure 6.12 shows the simulation results of the core LNA. At 1.8 GHz, the 
circuit gives a power gain of more than 13 dB. Its reverse isolation is found to be 
about 65.3 dB. The stability of the core LNA is checked so as to ensure that the 
inter-stage matching network does not cause instability of the common-gate input 
“ s t a g e . The simulation results shown in Figure 6.13(a) and (b) indicates that the 
necessary and sufficient conditions for unconditional stability from DC to 3 GHz are 
achieved, as K is greater than 1 and B is positive. 
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Figure 6.13: Determination of the stability conditions for the core LNA 
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6.4.2 Design of Input and Output Matching Networks 
The final process is to design the input and output matching networks for the 
gain maximization. The matching network parameters are listed at Table 6.6. 
� s -0.2971-j0.3654 
� L 0.5798-j0.2496 
Table 6.6: T^, F^ for simultaneous conjugate match of the core LNA at 1.8 
GHz 
Since l /g^ termination is not applied to the common-gate input stage, the input 
impedance of the core LNA is not 50 Q. The reason is that this method will make 
8m too small to provide the enough gain for the first stage. As a result, a large 
value of gm is designed and the resultant input impedance is transformed to 50 H 
by the external input matching network. 
Figure 6.14 (a) and (b) shows the schematics of the input and output matching 
networks, respectively. They are realized by surface-mount components with the 
values tabulated in Table 6.7. 
C block Lin Lout Cbiock 
“ ^ - —p Cin ~~~ ~ ^ - p Cout ~~~ 
50Q Fs r^ 50Q 
( a ) The input matching network (b ) The output matching network 
Figure 6.14: Schematics of the two matching networks 
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Component Value 
Cin 1.5 pF 
Lin 0 . 7 5 n H 
Cout 1 pF 
Lout 6.8 nH 
Cbiock 8 p H 
Table 6.7: Surface-mount components used to realize two matching networks 
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Figure 6.15: Simulation 5-parameter of the proposed LNA 
Figure 6.15 shows the simulated ^-parameter of the proposed LNA. The input 
return loss, output return loss, power gain and reverse isolation are about 39 dB, 26.3 
dB, 15.4 dB and 62.9 dB, respectively. The overall simulation results are 
summarized in Table 6.8. 
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Parameter Value 
Supply Voltage 1.5 V 
Power Dissipation 30 mW 
Operating Frequency 1.8 GHz 
Power Gain 15.4 dB 
Noise Figure 3.58 dB 
NFmin 2.8 dB 
Reverse Isolation 62.9 dB 
Input Return Loss 39 dB 
Output Return Loss 26.3 dB 
Input (Output) 1-dB compression point -17.5 dBm (-3.7 dBm) 
Input (Output) IP3 -8.63 dBm (6.61.dBm) 
Table 6.8: Simulated performance summary of the LNA 
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Chapter 7 
Layout Considerations 
Layout is the final step in integrated circuit design. It involves complicated 
knowledge to transform a circuit from schematic level to its physical representation 
[36]. The layout of an RF circuit is more difficult because the performance is 
highly sensitive to layout parasites. Therefore, in this chapter, the layout techniques 
of some basic devices and components are discussed, including that of MOS 
• transistor, capacitor and spiral inductor. 
In this project, the proposed LNA was fabricated with an AMS 0.35-|im CMOS 
C35 process. It is a 3-metal, 2-poly process. Attaching to the design kit, there are 
some special libraries for supporting RF circuit design. The layout of the proposed 
LNA is described in the following. Moreover, the post-layout simulation results are 
reported. 
7.1 MOS Transistor 
, MOS transistor layout is a fundamental and widely used device in integrated 
circuit design. Its physical structure may have great influence on the final 
performance of the circuit. In particular, MOS transistor layout is concerned with 
the methods to reduce its area, parasitic resistances and capacitances. Among these 
methods, transistor fingering becomes a popular method [37，38]. If a large 
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transistor is layout as a single unit, it will consume large area and produce large 
parasitic capacitance. By dividing it into small fingers and connecting them in 
parallel, as illustrated in Figure 7.1，the resultant device will be more compact. 
Thus, the efficiency of the area usage is improved. 
Drain Gain finger Gain Source 
iP囊讓 
Figure 7.1: Layout design of the MOS transistor 
Most CMOS RF circuits use very large gate width compared to mixed-signal 
and digital circuits. Because large gate width produces better linearity and power 
gain. However, the long polysilicon gate with high resistance generates large 
thermal noise that will degrade the noise performance. Fortunately, fingering 
technique reduces the overall resistance of the polysilicon gate. For a fingered 
transistor, the equivalent gate resistance R^ is determined by 
Rg-IJTZ (7.1) 
where is the sheet resistance of the polysilicon. W and L are the gate width 
and the gate length of the MOS transistor, respectively, n is the number of gate 
fingers. It is found that R^ is inversely proportional to n^. If n increases, R^ 
decreases rapidly. Likewise, fingering layout also reduce the total areas of drain 
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and source terminals because some of the drain and source terminals are overlapped. 
As a result, the parasitic capacitances associated with the drain and source terminals 
are also reduced. 
We also use wide metal lines at the common-gate input to reduce the line 
resistances because of the large ESD current at the input. On the other hand, the 
substrate resistance should also be reduced so as to improve the noise performance of 
the MOS transistor. To deal with this purpose, many substrate contacts are placed 
around the transistor. The extra substrate contacts can also prevent the latch-up of 
the transistor and reduce body effect. 
7.2 Capacitor 
Polyl Port 2 
： ： : B I H H M - M P Metal 
k^ M^BBUMW ^ ^^ saaaB^ ^M ^ j^ MBfB^ m^ ； 
— ‘ i Poly 2 
Figure 1.2: Layout design of the poly-poly capacitor 
Capacitor is a useful passive component in RF circuits. It is used for matching, 
DC blocking and AC decoupling. In CMOS process, a capacitor can be realized by 
using two polysilicon layers in Figure 7.2. It demonstrates that the poly-poly 
capacitor is divided into several small unit capacitors and then, connected together in 
parallel. It is a popular method to implement large capacitor in a silicon wafer. As 
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different areas of polysilicons have different etch rates during the fabrication process, 
it may easily cause over-etching and leads to errors. To reduce etching effect, 
identical smaller capacitors are connected in parallel to form larger capacitor. 
Cpolyl-poly2 
Port 1 O O Port 2 
C poly2-sub _ _ C poly 1-sub 
O sub 
Figure 7.3: Schematic modeling of the poly-poly capacitor 
Another important design issue is the parasites associated with the poly-poly 
capacitor. In the analysis of RF behaviour, the poly-poly capacitor can be modeled 
by a pi network as depicted in Figure 7.3. There are two parasitic capacitors 
« 
Cpoiyi-sub, p^oiyi-sub formed at the ends of the main capacitor. Their capacitances 
depend on the areas of the two polysilicon layers. If the poly-poly capacitor is used 
in shunt connection, these parasites become part of the total capacitance. However, 
for series connection, the two parasitic capacitors will cause power loss through the 
substrate. Especially for large capacitor, the parasitic capacitances increase and 
more RF signal will lose through the substrate. As a result, the Q factor of the 
designed capacitor will be degraded substantially. In other words, it is difficult to 
design an on-chip high Q capacitor of greater than 10 pF. 
Note that the entire capacitor is enclosed by many substrate contacts. It can 
reduce the substrate resistance and improve the noise performance of the capacitor. 
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7.3 Spiral Inductor 
Panerned i ^ ^ ^ f i 
^ i •imim BmBB
个 个 
Port 1 Port 2 -
Figure 7.4: Layout design of the spiral inductor 
The layout design of an inductor is a difficult task in high frequency circuit 
design. For the design of a low noise circuit, it is necessary to have ideal inductor 
• which does not generate any noise. Figure 7.4 illustrates a spiral inductor realized 
in CMOS process. Practically, it is always recommended to use the top layer of 
metal for the inductor realization. This is because the top layer has the highest 
current density that minimizes the line resistance. Moreover, the separation 
between this layer and the substrate is the highest. Thus, the lowest signal power 
loses to the substrate and the Q factor can be improved. 
Figure 7.5 shows the model of an on-chip inductor, where L^，R^ and C^ are 
the series inductance, the line resistance and the coupling capacitance between two 
ports, respectively. Cq^ is the oxide capacitance between the inductor metal and 
the substrate. R .^ and C^ ,. are the substrate resistance and the substrate coupling 
capacitance, respectively. Since the on-chip inductor is very bulky in CMOS 
integrated circuit, there is a strong capacitive coupling by Cq^ to the substrate. 
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Figure 7.5: Schematic modeling of the spiral inductor 
On the other hand, owning to the lossy silicon substrate, there is a strong eddy 
current induced by the magnetic field from the spiral inductor. This loop current 
formed in the substrate flows in a direction opposite to that of the current in the 
inductor. As a result, the magnetic field is reduced and the power loss of the 
inductor occurs. In order to reduce this power loss, one can place alternating 
wedges of n-well undemeaith it [39] as shown in Figure 7.4. As the path of the 
induced loop current is cut off by these wedges of n-well, it reduces the effect of the 
eddy current on the magnetic field of the inductor. As a result, power loss is 
reduced and the Q factor can be increased. 
Similar to the MOS transistor and poly-poly capacitor, the entire spiral inductor 
is enclosed by many substrate contacts. This arrangement reduces the substrate 
resistance and improves the noise performance of the inductor. 
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7.4 Layout of the Proposed Low Noise Amplifier 
II ji g mj • 
I I I L V ^ U y ^ P J V J , I _ _ I I 
Figure 7.6: Layout design of the proposed LNA 
Figure 7.6 illustrates the finalized layout of the proposed LNA. All the active 
, transistors and the passive components shown in Figure 6.11 are drawn in the layout 
except for the DC biasing circuitries. The active area is 460 i^m x 970 |xm. From 
the layout consideration, there are two additional precautions that should be taken: 
1. The adjacent spiral inductors should be placed in such a way that the high 
frequency currents are flowing through them in opposite directions with each 
other. It helps to reduce the magnetic coupling. 
2. The design circuit should be bounded by a long substrate contacts if there are 
other circuits on the same die. As there may be some unwanted signals 
generated from these circuits, the substrate contacts can short them to ground 
and prevents them from coupling to the main circuit. 
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Figure 7.7: 5-parameter of the proposed LNA in post-layout simulation 
Figure 7.7 illustrates the post-layout simulation 5-parameter of the proposed 
LNA. The input return loss, output return loss, power gain and reverse isolation are 
approximately 30.7 dB, 24.8 dB, 15.2 dB and 42.2 dB, respectively. The 
parameters K and B for the stability conditions are given in Figure 7.8(a) and (b). 
The results imply that the LNA is unconditionally stable from DC to 3 GHz. The 
overall results of the post-layout simulation are summarized in Table 7.1. 
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Figure 7.8: Determination of the stability conditions for the proposed LNA in 
post-layout simulation 
Parameter Value 
Supply Voltage 1.5 V 
Power Dissipation 29 mW 
Operating Frequency 1.8 GHz 
Power Gain 15.2 dB 
Noise Figure 3.97 dB 
NFmin 3.1 dB 
Reverse Isolation 42.2 dB 
Input Return Loss 30.7 dB 
Output Return Loss 24 8dB 
Input (Output) 1-dB compression point -17.6 dBm (-3.83 dBm) 
Input (Output) IP3 -8.6 dBm (6.45 dBm) 
Table 7.1: Performance summary of the proposed LNA in post-layout 
simulation 
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7.5 Layout of the Common-Source Low Noise Amplifier 
國麗 H j L L f c • 
H f . ^ ^ ^ ^ _ 錢 忍 
• ‘ o M — MBIi ‘ “ 
m I _ ： • 
U ^ ^  
口 ! •lllllll 
Figure 7.9: Layout design of the common-source LNA 
To evaluate the ESD protection of the proposed LNA, a common-source LNA is 
designed as a control. Figure 7.9 illustrates the layout of the common-source LNA. 
It is designed based on the schematic shown in Figure 6.6. It has only the 
transistors and the loading inductor, and no ESD protection circuitry. The active 
area is 560 \im x 900 \im. 
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Figure 7.10: Determination of the stability conditions for the common-source 
LNA in post-layout simulation 
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Figure 7.10(a) and (b) show K and B for the stability check of the 
common-source LNA operating at 1.2 V supply voltage. From the simulation 
results, the common-source LNA is proved to be unconditionally stable, because K 
and B are greater than 1 and positive, respectively. Figure 7.11 illustrates its 
simulation 5-parameter. The input return loss, output return loss, power gain and 
reverse isolation are about 29.3 dB, 21.7 dB, 6.6 dB and 23.1 dB, respectively. The 
overall results of the post-layout simulation are summarized in Table 7.2. 
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Figure 7.11: 5-parameter of the common-source LNA in post-layout simulation 
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Parameter Value 
Supply Voltage 1.2 V 
Power Dissipation 4.8 mW 
Operating Frequency 1.8 GHz 
Power Gain 6.6 dB 
Noise Figure 1.94 dB 
NFmin 1.89 dB 
Reverse Isolation 23.1 dB 
Input Return Loss 29.3 dB 
Output Return Loss 21.7 dB 
Input (Output) 1-dB compression point -12.4 dBm (-6.95 dBm) 
Input (Output) IP3 -2.85 dBm (3.42 dBm) 
Table 7.2: Performance summary of the common-source LNA in post-layout 
simulation 
7.6 Comparison between Schematic and Post-Layout 
Simulation Results 
The overall results of the post-layout simulations for the two designed LNA 
agree with the schematic simulation results. There is only a little difference 
between them. It is partially due to the finite impedance of the interconnections 
between .the components. Moreover, the parasitic substrate capacitors extracted 
from the layout circuits increase the power loss through the substrate. 
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Chapter 8 
Measurement Results 
In this chapter, the experiments of the proposed ESD-protested LNA and the 
conventional common-source LNA fabricated in this research project are described. 
The experimental setups are illustrated first, and then the measurement results are 
reported. The experimental contents include the measurements of the standard 
LNA performance parameters, which are: 
• a) ^-parameter; 
b) Noise figure 
c) 1-dB compression point; 
d) Third-order intercept point (IP3). 
Besides, the measurement of the HBM ESD withstand voltage is presented. It is the 
most important results for this project. 
8.1 Experimental Setup 
. Before the measurements of the testing circuit are carried out, the evaluation 
boards and the experimental setups should be prepared. In this section, the 
overview of the circuit board and the necessary setups are described. 
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8.1.1 Testing Circuit Board 
PCB  
\ Die Silver 
\ epoxy 
「 广 . 
connector Z " ^ U Surface-mount 
M Bondwire 風 ^ component 
Ground 
Power line 
Figure 8.1: A testing circuit board for measurement 
In RF measurement, CMOS circuit is always tested without package. The 
reason is due to the large parasitic capacitances and inductances generated from the 
package that will degrade the circuit performance. Figure 8.1 illustrates a typical 
testing circuit board prepared for CMOS RF measurement. The testing die shown 
in the figure is mounted on the printed circuit board (PCB) with silver epoxy. 
Bondwires are used to connect the bonding pads to the copper tracks so that the 
necessary signals can enter the die through the PCB. There are also other peripheral 
components soldered on the PCB. The surface-mount components are placed for 
matching and biasing. The power lines which are connected to the DC supplies for 
providing the biasing signals. Furthermore, SMA connectors are used to connect 
the input and output ports to external instrument for measurement. 
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8.1.2 Experimental Setup for S-parameter 
Figure 8.2 shows the S-parameter measurement setup. A network analyzer 
ADVANTEST R3767CG is employed to capture the input return loss, output return 
loss, power gain and reverse isolation of the two LNA circuits. 
I*S"| 口 • •口 — ~ 
Network ^ ^ 昌 吕 吕 吕 吕 , , , 
analyzer ] 口 gggg LU 
G  
Cable 
Attenuator [ffl UJt 
Device under test 
Figure 8.2: The setup for the 5-parameter measurement 
It is observed from the figure that an attenuator is added in this setup. Its 
function is to reduce the input power level before entering to the testing LNA. If 
the input power level is too high, the testing LNA will be saturated. The gain 
compression will occur in this case and the measurement data may be distorted. 
Before the measurement is carried out, we need to calibrate the network 
analyzer and the attenuator together. It can eliminate the impedance of the 
attenuator which may affect the measurement results. 
8.1.3 Experimental Setup for Noise Figure 
Figure 8.3 shows the noise figure experimental setup. The setup is composed 
of a noise figure meter HP 8970B and a standard 50-^1 noise source HP 346B. The 
noise source generates a reference noise input to the LNA, which is measured by the 
noise meter at a particular frequency. To increase the accuracy of the measurement 
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and reduce the background interference, the experiment can be carried out in an 
EMC chamber. Moreover, the setup is required to calibrate before the measurement 
so as to eliminate the noise contributed from the coaxial cable. 
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Noise figure 口 口 •口 • • 
meter ° 
Q • • • • • • Q  
Cable 
H _ RF i n p u t " " “ R F output 
Noise llflT m 
source ‘ ‘ 
Device under test 
Figure 8.3: The setup for the noise figure measurement 
8.1.4 Experimental Setup for 1-dB Compression Point 
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Figure 8.4: The setup for the measurement of the 1-dB compression point 
The setup illustrated in Figure 8.4 is used in the 1-dB compression point 
measurement. In this test, a signal generator HP 8648C provides a single tone to 
the device under test and the output signal power is measured by a spectrum analyzer 
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HP 8546A with EMI receiver. Figure 8.5 shows the output spectrum captured from 
the spectrum analyzer in this test. By collecting the data of the output power levels 
for different input power levels, the 1-dB compression point of the device can be 
determined. 
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• Figure 8.5: The output spectrum captured in the measurement of the 1-dB 
compression point 
8.1.5 Experimental Setup for Third-Order Intercept Point 
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Figure 8.6: The setup for the two-tone linearity measurement 
In the measurement of the third-order intercept point (IPS), a two-tone test is 
86 
Chapter 8 Measurement Results 
performed. The experimental setup is illustrated in Figure 8.6. The two signal 
generators HP 8648C and a 2 - w a y 0° power combiner Mini-circuits ZN2PD-1900 
are connected to provide a two-tone signal. This signal is injected to the testing 
LNA and the power levels of the output fundamentals and the third-order IM 
products are measured by the spectrum analyzer HP 8546A with EMI receiver. 
Figure 8.7 shows the output spectrum in the two-tone test for IP3 measurement. 
LOG R E F . 0 dBm 
10 1 1 1 1  
d 民二i Fundamental  
fllN  
10 dB  
j Third-order — 
1\ 1——IM product — 
m SB i\ U  
SC F C 
CORR M M  
CENTER L . 8 0 0 0 0 0 GHz SPAN 5 . 0 0 0 (1Hz 
« I F BW 3 0 kHz m BW 30 kHz SWP 2 0 . 0 m s e c 
Figure 8.7: The output spectrum captured in the two-tone linearity measurement 
By changing the input two-tone power and the corresponding output powers of the 
fundamentals and third-order IM products are measured, IPS of the testing LNA can 
be determined. 
8.1.6 Setup for HBM ESD Test 
In the measurement of the HBM ESD withstand voltages, the standard test setup 
according to ESD Association standard [2] illustrated in Figure 8.8 is used. In this 
experiment, the circuit can be tested with package. It is because the ESD frequency 
is relatively low compared with the radio frequency. A KeyTek Zap Master is used 
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to measure the HBM ESD withstand voltages. This tester can be controlled with 
the software installed in the computer. The end-user can carry out a variety of 
functions such as the assignment of a particular voltage to each pin, the selection of 
the testing pin and the device checking through this software. 
During the testing, the switch SWl is opened and the ESD pulse of a particular 
voltage is injected to the RF input port of the testing LNA. After .the injection, 
SWl is closed for 10 to 100 milliseconds to discharge the LNA through the lO-kQ 
resistor. Then, the LNA is checked with its I-V characteristic to see whether it is 
damaged or not. We can determine the HBM ESD withstand voltage by slowly 
increasing the ESD voltage until the device is destroyed. 
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Figure 8.8: The setup for the HBM ESD test 
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8.2 Measurement Results of the Proposed Low Noise 
Amplifier |i I I I 
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Figure 8.9: A microphotograph of the proposed LNA 
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Figure 8.10: An evaluation board of the proposed LNA 
Figure 8.9 and 8.10 depict the microphotograph and the evaluation board of the 
proposed 1.8 GHz ESD-protected LNA prepared for the measurement, respectively. 
The circuit is powered by 1.5 V and the measured power consumption is 29 mW. 
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8.2.1 5-parameter Measurement 
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Figure 8.11: The measured 5-parameter of the proposed LNA 
From the measurement results of the ^-parameter at 1.8 GHz, the proposed LNA 
is well matched to 50 Q at both its input and output impedances. The return losses 
are more than 26 dB and 24.6 dB, respectively. The measured power gain is 
approximately 13.7 dB, which is near the maximum point. The S(2’l) curve 
shows a good agreement with the post-layout simulation result given in Figure 7.7(c). 
The measured reverse isolation is about 32.8 dB, which is sufficient to prevent the 
output signal from reflected back to the input port. 
90 
Chapter 8 Measurement Results 
8.2.2 Noise Figure Measurement 
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Figure 8.12: The measured noise figure of the proposed LNA 
Figure 8.12 shows the measurement result of the noise figure. The minimum 
value of the noise figure of the proposed LNA appears at 1.8 GHz, which is 5.3 dB. 
It is higher than the 3.97 dB simulated noise figure. The difference may be due to: 
1. the noise contributed from the PCB and the external components; 
2. the noise generated from the bonding pads; 
3. the substrate noise coupling effect; 
4. inadequate modeling of the transistor noise in the simulator. 
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8.2.3 Measurement of 1-dB Compression Point 
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Figure 8.13: The measured and P 卯 o f the proposed LNA 
In the measurement of the power handling capability, the frequency of the 
single-tone signal injected to the proposed LNA is 1.8 GHz. The range of the input 
power is from -35 dBm to -5 dBm. The measurement results are plotted in Figure 
8.13. From the relationship of the input and output power levels of the LNA, it is 
found that the input power at the 1-dB compression point is approximately 
-16.6 dBm, and the corresponding output power P�„,;冊 is about -4.2 dBm. 
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8.2.4 Measurement of Third-Order Intercept Point 
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Figure 8.14: The two-tone testing results of the proposed LNA 
In the two-tone test for the linearity measurement, the two-tone signals injected 
to the proposed LNA are at 1.7995 GHz and 1.8005 GHz. Their input power levels 
are the same and swept from -35 dBm to -5 dBm. The relationship of the input and 
output power levels for the fundamental components and third-order IM products are 
plotted in Figure 8.14. From the measurement results shown in the figure, IIP3 and 
0IP3 are approximately -7.8 dBm and 6 dBm, respectively. 
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8.2.5 HBM ESD Test 
G^ I _| I I I ：：：：：：： ,1 ；：：；：：： 
Full Scale ；：：：：：：' ；：：：：：； Fuil Scale ；：；：：：； : : : : : : : 
I ； J ； ； j I ； ； , . , ； I ； I . . I I • t • , 
1 . 2 0 M A 3 . 0 0 0 V r - r " : r r ' T ' "： •「“「--「 1.20iia 3 . 0 0 0 V y : : - :.「--「--； ••二—：“：..厂丁“丁 
- I . Z O M A M O O O V ；；!!；；： ；：；!；；； -1.20 tlAl-3.000 V ：；；；：：； ： 1 | ；：；； 
Division . Division ^ . . ^ . - f 
S m I c ! ： ： ： ： ； ： I ： ： ： ： ； ： Scale ： ： ： ； ； ； ； ； j ； ： 
D.40 UAI t U O O V ! ! ! ! ! ! ； ； ； ： ! ! ! ! 0-仙 U A | D.40D V ' ' ' • ! ! ： - ' ： ： ： ! 
— j M M ! i i iv i i j M i ; | i m 丨 i 1 
TTTTTT"!…一；"；'"；"'；"";'T"T ； ： ： ； ： ； ： ：丨丨丨丨： i 
； ： ： ： ! ； ： i i ； ； i ： ； i i i i i i i ! ； ； ； ； ； 
"liT 「 • ！ ： , I I , , ! 1 I I I I * I • 
i i ； ； i i : !；：；!:; ：：：：：：; : : : : : : : 
(a) Before the HBM ESD pulse injected (b ) After a -3.6 kV HBM ESD pulse injected 
G^ I ；；；：：；! ,1 ；；：；；；： I I ； ； ： ； ： ： ； || ； I ：：：；； 
Full S c a l e ；；；：；：；' ；；；!；；； Full S c l e ；；；；；；； ； I ；：；；； 
1.20 |1A| 3.000 V V"："-："； ••：'••-；•…； V ••；••-：-  •：••；••"；• 1 . 2 — 3.000 V"i--[•丨…丨— ....卜 
-1.20 jlA -3.000 V 1 1 1 ： ； ； ； ： ； i ！ ^ ； ； -1.20 UAI-3.000 V ； ； ； ； ； ： ； ； ； ； ： ； ； ； 
I I I I I I I I I I I I I » t I I I I 
Division —小-卜)•”；• - + - _ ： … : … _ D i v i s i o n . —小 . f . • ,.；..-f--^. 
Scale f \ \ \ \ \ ' , ' . Scale ：；：：：：； ：：：：；：： 
0.40 UAI 0.400 V !；；；!!； ； M ! ! ! ! 0.40 UAI 0.400 V ; ; ; 丨 i ! ! ！! I I ! ; I 
J • • • • I I I • • > < • > ' 1 
I « • I I > V • • ' « ' ' V 
1 1 1 1 ) 1 1 > ( • I « I T • • I t t 
I t I I • 1 t • I I I I t I < t 1 t » « » I 
I . « • I I I I I t I • I I I ( • » I I • • ‘ 
I I I I I • 1 I I I t • I I 
I I I t I I I I I I i I I I I I « I « t » « « « ' • • • 
I I I I I I I t I t I t I I > I I I I I < » I • • I I • 
I I ( I I I I « I I 1 I 1 I • I » I I I • • ' » • » • • 
I t f I I I I I I I I • I I • I I » I I » • 
I I I I I « I I I I ) I I I I I I I a I c « • ' » • < • 
I I I I I t « i > I I I I ) I « I I « I I » I ' • • > • 
I I I I I I « I I I I t I « I I I I I • I I I I I I I > 
( c ) After a -4 kV HBM ESD pulse injected (d ) After a -5.3 kV HBM ESD pulse injected 
Figure 8.15: The I-V characteristic curves measured at the RF input of the 
proposed LNA in the negative HBM ESD test 
For the HBM ESD test, Figure 8.15 shows the negative HBM ESD testing 
results, which is composed of the four I-V characteristic curves measured at the RF 
input of the proposed LNA before and after the HBM ESD pulses with different 
voltages are injected to it. Since there is a pn junction at the source terminal (see 
Figure 3.6), the I-V characteristic at the RF input is similar to that of a diode at 
normal condition, as shown in Figure 8.15(a). There is no significant change 
observed after a weak ESD pulse injection. However, the curve starts deviating 
after the -3.6 kV HBM ESD pulse is injected, as shown in Figure 8.15(b). 
Furthermore, the deviation increases with the strength of the ESD pulse. Finally, 
the pn junction at the RF input is broken down after the -5.3 kV HBM ESD pulse is 
injected. A short-circuit I-V characteristic curve is obtained, as illustrated Figure 
94 
Chapter 8 Measurement Results 
8.15(d). Therefore, the negative HBM ESD withstand voltage is -3.5 kV. 
Table 8.1 lists out the overall measurement results of the HBM ESD test for the 
proposed LNA. These results are the typical values measured from 8 testing 
samples. The minimum step resolution of the tests is 50 V. 
Negative HBM ESD withstand voltage -3.5 kV 
Positive HBM ESD withstand voltage 1.5 kV 
Table 8.1: The measurement results of the HBM ESD test for the proposed LNA 
8.2.6 Summary of Measurement Results 
Parameter Measured value 
Supply Voltage 1.5 V 
, Power Dissipation 29 mW 
Operating Frequency 1.8 GHz 
Power Gain 13.7 dB 
Noise Figure 5.3 dB 
Reverse Isolation 32.8 dB 
Input Return Loss 26 dB 
Output Return Loss 24.6 dB 
Input (Output) 1-dB compression point -16.6 dBm (-4.2 dBm) 
Input (Output) IP3 -7.8 dBm (6 dBm) 
Negative HBM ESD withstand voltage -3.5 kV 
Positive HBM ESD withstand voltage 1.5 kV 
Table 8.2: Performance summary of the proposed LNA 
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8.3 Measurement Results of the Common-Source Low 
Noise Amplifier 
Figure 8.16: A microphotograph of the common-source LNA 
‘F igure 8.17: An evaluation board of the common-source LNA 
Figure 8.16 and 8.17 depict the microphotograph and the evaluation board of 
the 1.8 GHz common-source LNA prepared for the ESD control experiment, 
respectively. The supply voltage is 1.2 V and the measured power consumption is 5 
mW. 
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8.3.1 S-parameter Measurement 
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Figure 8.18: The measured 5-parameter of the common-source LNA 
In the iS-parameter measurement as illustrated in Figure 8.18, the measured 
input and output return losses of the common-source LNA are approximately 18.1 dB 
and 23.1 dB at 1.8 GHz, respectively. It implies that the input and output 
impedances are well matched to 50 Q. The measured power gain is more than 6.1 
dB, which agrees with the simulation result shown in Figure 7.11(c). The measured 
reverse isolation is about 29.1 dB, which is sufficient to prevent the output signal 
from reflected back to the input port. 
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8.3.2 Noise Figure Measurement 
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Figure 8.19: The measured noise figure of the common-source LNA 
Figure 8.19 shows the measurement result of the noise figure. It is observed 
that the common-source LNA achieves the noise figure of 3.6 dB at 1.8 GHz, which 
is the minimum value over the frequency from 1.4 GHz to 2.04 GHz. By 
comparing with the proposed LNA, the noise figure of the common-source LNA is 
smaller. It is because the common-source LNA is only a single-stage amplifier, 
while the proposed LNA is a two-stage amplifier. The increase in the number of 
cascading stages will increase the total noise figure of the multistage amplifier, based 
on Friis' formula. However, there is also a significant difference between the 
measured value and the corresponding simulation value given in Table 7.2. It may 
attribute to the noise coupled from the substrate, bonding pads and external 
components. The inaccurate noise model of the transistor in the simulator is also 
the possible reason that causes the difference. 
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8.3.3 Measurement of 1-dB Compression Point 
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Figure 8.20: The measured P^^ j^ g and of the common-source LNA 
In the measurement of the 1-dB compression point, the frequency of the 
single-tone signal injected to the common-source LNA is 1.8 GHz. The input 
power is swept from -35 dBm to -5 dBm. The measurement results are plotted in 
Figure 8.20. In the graph of the measured output power against the input power of 
the LNA, it is found that the input power at the 1-dB compression point P机 1肪 is 
-12.9 dBm, and the corresponding output power P^ ,^ J^B is -7.8 dBm. 
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8.3.4 Measurement of Third-Order Intercept Point 
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Figure 8.21: The two-tone testing results of the common-source LNA 
In the two-tone test for the linearity measurement, the two-tone signals injected 
to the common-source LNA are the same power levels at 1.7995 GHz and 1.8005 
GHz, respectively. The input power range is from -32 dBm to -5 dBm. The 
relationship of the input and output power levels for the fundamental components 
and third-order IM products are plotted in Figure 8.21. From the measurement 
results shown in the figure, IIP3 and 0IP3 are approximately -3.5 dBm and 2.3 dBm, 
respectively. 
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8.3.5 HBM ESD Test 
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Figure 8.22: The I-V characteristic curves measured at the RF input of the 
common-source LNA in the positive HBM ESD test 
For the HBM ESD test, the four I-V characteristic curves measured at the RF 
input of the common-source LNA for the positive HBM ESD pulses are illustrated in 
Figure 8.22. Since the RF input is the transistor gate terminal, an open-circuit I-V 
characteristic curve is obtained before the ESD injection, as illustrated in Figure 
8.22(a). When the strength of the HBM ESD pulse is not higher than 200 V, the I-V 
characteristic curve remains unchanged after the ESD injection. However, after the 
250 V HBM ESD pulse injected, a short-circuit I-V characteristic curve is observed 
in Figure 8.22(d). It indicates that the gate oxide breakdown happens. Therefore, 
the positive HBM ESD withstand voltage is 200 V 
Table 8.3 lists out the overall measurement results of the HBM ESD test for the 
common-source LNA. These results are the typical values measured from 8 testing 
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samples. The minimum step resolution of the tests is 50 V. 
Negative HBM ESD withstand voltage -200 V 
Positive HBM ESD withstand voltage 200 V 
Table 8.3: The measurement results of the HBM ESD test for the 
common-source LNA 
By comparing with the results in Table 8.1, the achievements of the proposed 
LNA are greater that of the common-source LNA. These results show that CGISM 
can effectively increase the ESD immunity of the LNA. 
8.3.6 Summary of Measurement Results 
Parameter Measured value 
‘ Supply Voltage 1.2 V 
Power Dissipation 5 mW 
Operating Frequency 1.8 GHz 
Power Gain 6.1 dB 
Noise Figure 3.6 dB 
Reverse Isolation 29.1 dB 
Input Return Loss 18.1 dB 
Output Return Loss 23.1 dB 
- Input (Output) 1-dB compression point -12.9 dBm (-7.8 dBm) 
Input (Output) IP3 -3.5 dBm (2.3 dBm) 
Negative HBM ESD withstand voltage -200 V 
Positive HBM ESD withstand voltages 200 V 
Table 8.4: Performance summary of the common-source LNA 
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8.4 Performance Comparison between Different Low 
Noise Amplifier Designs 
Pronosed 2-Stage 
Parameter 二 Common-Gate Common-Source 
LWA LNA [25] LNA [40] 
Supply Voltage 1.5 V 1.5 V 3.6 V 
Power Dissipation 29 mW 24 mW 54 mW 
Operating Frequency 1.8 GHz 24 GHz 1.9 GHz 
Power Gain 13.7 dB 22 dB 15 dB 
Noise Figure 5.3 dB 6 dB 2.8 dB 
Input IP3 -7.8 dBm - 2 dBm 
Table 8.5: Performance comparison between published LNA designs and the 
proposed LNA 
‘ Table 8.5 shows a comparison of the performance between the proposed LNA in 
this research project and the two published LNA designs. Referring to this table, 
the 2-stage common-source LNA has the excellent noise figure and sufficient power 
gain. However, it requires high supply voltage and has the highest power 
dissipation. Although the 3-stage common-gate provides the best power gain 
among the three LNA designs, its noise figure is quite high and the circuit is bulky. 
In contrast, the proposed LNA can achieve the average value in each performance 
parameter. It implies that the proposed LNA provides comparable performance as 
conventional designs. 
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n ‘ t» A T XT A LNA specifications in 
Parameter Proposed LNA d e ; System [15] 
Operating Frequency 1.8 GHz 1.88 GHz - 1.897 GHz 
Power Gain 13.7 dB 12 dB 
Noise Figure 5.3 dB 5 dB 
Input IP3 -7.8 dBm -10 dBm 
Table 8.6: Performance comparison between the proposed LNA and the standard 
LNA specifications 
By comparing the performance of the proposed LNA with the standard LNA 
specifications from DECT system as listed in Table 8.6，their parameter values are 
very close. This shows that the design of the proposed LNA meets the standard 
LNA specifications. 
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Chapter 9 
Conclusion and Future Work 
9.1 Conclusion 
The design and implementation of a new ESD-protected method, called CGISM, 
in a LNA is developed in this thesis. CGISM utilizes a common-gate amplifier as 
the input stage of the LNA. The RF input is directly connected to the source of the 
transistor, instead of the gate. It will provide higher ESD protection than 
t 
conventional common-source LNA by preventing the ESD current from discharging 
through the thin gate oxide. Moreover, the method does not give any degradation to 
the LNA performance. It is because there is no extra ESD-protection circuitry 
required in the LNA design. 
Two LNA circuits have been fabricated and tested. The first circuit is a 1.8 
GHz ESD-protected LNA with the proposed CGISM. It is operating at low supply 
voltage of 1.5 V with a power consumption of 29 mW. In the HBM ESD test, it is 
capable of surviving positive ESD pulse up to 1.5 kV and negative ESD pulse down 
to -3.5 kV. These results show the ESD protection capability of CGISM. The 
proposed LNA can achieve the power gain of 13.7 dB, the noise figure of 5.3 dB, the 
input-referred 1-dB compression point of -16.6 dBm and IIP3 of -7.8 dBm. 
The second circuit is a 1.8 GHz common-source LNA. It acts as a control 
experiment in the ESD test. The LNA is operating at 1.2 V with a power 
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consumption of 5 mW. In the HBM ESD test, the measured results are +/-200 V. 
By comparing with the proposed LNA, it indicates that CGISM can substantially 
improve the ESD immunity of LNA. It can achieve the power gain of 6.1 dB, the 
noise figure of 3.6 dB, the input-referred l-dB compression point of -12.9 dBm and 
IIP3 of-3.5 dBm. 
In the comparison of the simulation and measurement results, they show a good 
agreement with each other in both the two designed LNA circuits, except the noise 
figures. The measured noise figures are obviously higher than their simulation 
results. It may be due to the noise contributed from the PCB, surface-mount 
components, bonding pads and substrate coupling effect. The inadequate modeling 
of the transistor noise in the simulator is also the possible reason for this deviation. 
9.2 Future Work 
In this thesis, it is observed that the positive HBM ESD withstand voltage of the 
proposed LNA is lower than its negative one. For future work, the reason for this 
difference should be found out, so as to modify the LNA and increase the overall 
ESD handling capability. Moreover, it is recommended to design the LNA with a 
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